


COPY

1 LATHAM & WATKINS LLP
 2 Mark A. Flagel (Bar No. 110635)
 3 Ryan E. Hatch (Bar No. 235577)
 4 Jessica C. Kronstadt (Bar No. 267959)
 5 *mark.flagel@lw.com*
 6 *ryan.hatch@lw.com*
 7 *jessica.kronstadt@lw.com*
 8 355 South Grand Avenue
 9 Los Angeles, California 90071-1560
 10 Telephone: (213) 485-1234
 11 Facsimile: (213) 891-8763



12 LATHAM & WATKINS LLP
 13 Dean G. Dunlavay (Bar No. 115530)
 14 *dean.dunlavay@lw.com*
 15 650 Town Center Drive - 20th Floor
 16 Costa Mesa, California 92626-1925
 17 Telephone: (714) 540-1235
 18 Facsimile: (714) 755-8290

19 Attorneys for Plaintiff
 20 A10 NETWORKS, INC.
 21

22
 23
 24
 25
 26
 27
 28

13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28

UNITED STATES DISTRICT COURT
CENTRAL DISTRICT OF CALIFORNIA

29 A10 NETWORKS, INC.,
 30 a Delaware Corporation,
 31 Plaintiff,
 32
 33 v.
 34 BROCADE COMMUNICATIONS
 35 SYSTEMS, INC., a Delaware
 36 Corporation, and F5 NETWORKS,
 37 INC., a Washington Corporation,
 38 Defendants.

39 SACV11-01378 BY (AN)

40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525
 526
 527
 528
 529
 530
 531
 532
 533
 534
 535
 536
 537
 538
 539
 540
 541
 542
 543
 544
 545
 546
 547
 548
 549
 550
 551
 552
 553
 554
 555
 556
 557
 558
 559
 560
 561
 562
 563
 564
 565
 566
 567
 568
 569
 570
 571
 572
 573
 574
 575
 576
 577
 578
 579
 580
 581
 582
 583
 584
 585
 586
 587
 588
 589
 590
 591
 592
 593
 594
 595
 596
 597
 598
 599
 600
 601
 602
 603
 604
 605
 606
 607
 608
 609
 610
 611
 612
 613
 614
 615
 616
 617
 618
 619
 620
 621
 622
 623
 624
 625
 626
 627
 628
 629
 630
 631
 632
 633
 634
 635
 636
 637
 638
 639
 640
 641
 642
 643
 644
 645
 646
 647
 648
 649
 650
 651
 652
 653
 654
 655
 656
 657
 658
 659
 660
 661
 662
 663
 664
 665
 666
 667
 668
 669
 670
 671
 672
 673
 674
 675
 676
 677
 678
 679
 680
 681
 682
 683
 684
 685
 686
 687
 688
 689
 690
 691
 692
 693
 694
 695
 696
 697
 698
 699
 700
 701
 702
 703
 704
 705
 706
 707
 708
 709
 710
 711
 712
 713
 714
 715
 716
 717
 718
 719
 720
 721
 722
 723
 724
 725
 726
 727
 728
 729
 730
 731
 732
 733
 734
 735
 736
 737
 738
 739
 740
 741
 742
 743
 744
 745
 746
 747
 748
 749
 750
 751
 752
 753
 754
 755
 756
 757
 758
 759
 760
 761
 762
 763
 764
 765
 766
 767
 768
 769
 770
 771
 772
 773
 774
 775
 776
 777
 778
 779
 780
 781
 782
 783
 784
 785
 786
 787
 788
 789
 790
 791
 792
 793
 794
 795
 796
 797
 798
 799
 800
 801
 802
 803
 804
 805
 806
 807
 808
 809
 8010
 8011
 8012
 8013
 8014
 8015
 8016
 8017
 8018
 8019
 8020
 8021
 8022
 8023
 8024
 8025
 8026
 8027
 8028
 8029
 8030
 8031
 8032
 8033
 8034
 8035
 8036
 8037
 8038
 8039
 8040
 8041
 8042
 8043
 8044
 8045
 8046
 8047
 8048
 8049
 8050
 8051
 8052
 8053
 8054
 8055
 8056
 8057
 8058
 8059
 8060
 8061
 8062
 8063
 8064
 8065
 8066
 8067
 8068
 8069
 8070
 8071
 8072
 8073
 8074
 8075
 8076
 8077
 8078
 8079
 8080
 8081
 8082
 8083
 8084
 8085
 8086
 8087
 8088
 8089
 8090
 8091
 8092
 8093
 8094
 8095
 8096
 8097
 8098
 8099
 80100
 80101
 80102
 80103
 80104
 80105
 80106
 80107
 80108
 80109
 80110
 80111
 80112
 80113
 80114
 80115
 80116
 80117
 80118
 80119
 80120
 80121
 80122
 80123
 80124
 80125
 80126
 80127
 80128
 80129
 80130
 80131
 80132
 80133
 80134
 80135
 80136
 80137
 80138
 80139
 80140
 80141
 80142
 80143
 80144
 80145
 80146
 80147
 80148
 80149
 80150
 80151
 80152
 80153
 80154
 80155
 80156
 80157
 80158
 80159
 80160
 80161
 80162
 80163
 80164
 80165
 80166
 80167
 80168
 80169
 80170
 80171
 80172
 80173
 80174
 80175
 80176
 80177
 80178
 80179
 80180
 80181
 80182
 80183
 80184
 80185
 80186
 80187
 80188
 80189
 80190
 80191
 80192
 80193
 80194
 80195
 80196
 80197
 80198
 80199
 80200
 80201
 80202
 80203
 80204
 80205
 80206
 80207
 80208
 80209
 80210
 80211
 80212
 80213
 80214
 80215
 80216
 80217
 80218
 80219
 80220
 80221
 80222
 80223
 80224
 80225
 80226
 80227
 80228
 80229
 80230
 80231
 80232
 80233
 80234
 80235
 80236
 80237
 80238
 80239
 80240
 80241
 80242
 80243
 80244
 80245
 80246
 80247
 80248
 80249
 80250
 80251
 80252
 80253
 80254
 80255
 80256
 80257
 80258
 80259
 80260
 80261
 80262
 80263
 80264
 80265
 80266
 80267
 80268
 80269
 80270
 80271
 80272
 80273
 80274
 80275
 80276
 80277
 80278
 80279
 80280
 80281
 80282
 80283
 80284
 80285
 80286
 80287
 80288
 80289
 80290
 80291
 80292
 80293
 80294
 80295
 80296
 80297
 80298
 80299
 80300
 80301
 80302
 80303
 80304
 80305
 80306
 80307
 80308
 80309
 80310
 80311
 80312
 80313
 80314
 80315
 80316
 80317
 80318
 80319
 80320
 80321
 80322
 80323
 80324
 80325
 80326
 80327
 80328
 80329
 80330
 80331
 80332
 80333
 80334
 80335
 80336
 80337
 80338
 80339
 80340
 80341
 80342
 80343
 80344
 80345
 80346
 80347
 80348
 80349
 80350
 80351
 80352
 80353
 80354
 80355
 80356
 80357
 80358
 80359
 80360
 80361
 80362
 80363
 80364
 80365
 80366
 80367
 80368
 80369
 80370
 80371
 80372
 80373
 80374
 80375
 80376
 80377
 80378
 80379
 80380
 80381
 80382
 80383
 80384
 80385
 80386
 80387
 80388
 80389
 80390
 80391
 80392
 80393
 80394
 80395
 80396
 80397
 80398
 80399
 80400
 80401
 80402
 80403
 80404
 80405
 80406
 80407
 80408
 80409
 80410
 80411
 80412
 80413
 80414
 80415
 80416
 80417
 80418
 80419
 80420
 80421
 80422
 80423
 80424
 80425
 80426
 80427
 80428
 80429
 80430
 80431
 80432
 80433
 80434
 80435
 80436
 80437
 80438
 80439
 80440
 80441
 80442
 80443
 80444
 80445
 80446
 80447
 80448
 80449
 80450
 80451
 80452
 80453
 80454
 80455
 80456
 80457
 80458
 80459
 80460
 80461
 80462
 80463
 80464
 80465
 80466
 80467
 80468
 80469
 80470
 80471
 80472
 80473
 80474
 80475
 80476
 80477
 80478
 80479
 80480
 80481
 80482
 80483
 80484
 80485
 80486
 80487
 80488
 80489
 80490
 80491
 80492
 80493
 80494
 80495
 80496
 80497
 80498
 80499
 80500
 80501
 80502
 80503
 80504
 80505
 80506
 80507
 80508
 80509
 80510
 80511
 80512
 80513
 80514
 80515
 80516
 80517
 80518
 80519
 80520
 80521
 80522
 80523
 80524
 80525
 80526
 80527
 80528
 80529
 80530
 80531
 80532
 80533
 80534
 80535
 80536
 80537
 80538
 80539
 80540
 80541
 80542
 80543
 80544
 80545
 80546
 80547
 80548
 80549
 80550
 80551
 80552
 80553
 80554
 80555
 80556
 80557
 80558
 80559
 80560
 80561
 80562
 80563
 80564
 80565
 80566
 80567
 80568

1 Plaintiff A10 Networks, Inc. ("A10"), for its Complaint against
 2 Defendants Brocade Communications Systems, Inc. ("Brocade") and F5 Networks,
 3 Inc. ("F5") alleges as follows:

4

5 **JURISDICTION AND VENUE**

6 1. This is an action for patent infringement, under the patent laws
 7 of the United States, 35 U.S.C. § 271 et seq. This Court has jurisdiction under
 8 28 U.S.C. §§1331 and 1338(a).

9 2. Venue is proper within this judicial district under 28 U.S.C.
 10 §§1391(b) and (c) because Brocade has offices in this district, the Defendants sell
 11 and distribute infringing products within this district, and Defendants are subject to
 12 personal jurisdiction here.

13

14 **THE PARTIES**

15 3. Plaintiff A10 is a California corporation, with its principal place
 16 of business at 2309 Bering Drive, San Jose, California. A10 also has an office
 17 within this district in Laguna Hills.

18 4. Defendant Brocade is a Delaware corporation, with its principal
 19 place of business at 1745 Technology Drive, San Jose, California. Brocade sells
 20 and distributes infringing products within this district, and is believed to maintain
 21 offices within this district in Irvine.

22 5. Defendant F5 is a Washington corporation, with its principal
 23 place of business at 401 Elliott Avenue West, Seattle, Washington. F5 sells and
 24 distributes infringing products within this district, and is believed to maintain an
 25 office in San Jose, California.

26 ///

27 ///

28 ///

A10'S PATENT RIGHTS

2 6. A10 was founded in 2004 and provides innovative networking
3 and security solutions that help organizations accelerate, optimize and secure their
4 applications. A10's flagship product line, the AX Series, is a family of high
5 performance server load balancers that are the recognized industry leader in high
6 performance traffic management and application delivery controllers. The AX
7 Series' Advanced Core Operating System (ACOS) architecture has garnered
8 numerous awards and is revolutionary by market standards.

9 7. On November 21, 2006, the United States Patent and Trademark
10 Office issued United States Patent No. 7,139,267 (the “‘267 Patent”), entitled
11 “System and Method of Stacking Network Switches,” a copy of which is attached
12 hereto as Exhibit A. The ‘267 Patent is generally directed at the use of refresh
13 packets in the context of synchronizing the forwarding databases of network
14 switches.

15 8. A10 is the owner by assignment of the '267 Patent, and has the
16 right to sue for infringement of the '267 Patent.

17 9. On June 26, 2007, the United States Patent and Trademark
18 Office issued United States Patent No. 7,236,491 (the “‘491 Patent”), entitled
19 “Method and Apparatus for Scheduling For Packet-Switched Networks,” a copy of
20 which is attached hereto as Exhibit B. The ‘491 Patent is generally directed at the
21 use of priority queuing and scheduling in the context of packet transmission.

22 10. A10 is the owner by assignment of the '491 Patent, and has the
23 right to sue for infringement of the '491 Patent.

COUNT II

(PATENT INFRINGEMENT – ‘267 Patent, Against All Defendants)

27 11. A10 repeats and realleges the allegations set forth in paragraphs
28 1-10, above, as though fully set forth hereat.

1 12. A10 is informed and believes that a reasonable opportunity for
 2 further investigation and discovery will confirm that Brocade has been and is
 3 infringing the '267 Patent directly and indirectly by making, using, selling and/or
 4 offering for sale products, including at least its FastIron SX, CX, LS and GS,
 5 NetIron XMR, MLX and MLXE, and BigIron RX series products, that practice or
 6 enable the practice of inventions claimed in one or more of the claims of the '267
 7 Patent.

8 13. A10 is informed and believes that a reasonable opportunity for
 9 further investigation and discovery will confirm that F5 has been and is infringing
 10 the '267 Patent directly and indirectly by making, using, selling and/or offering for
 11 sale products, including at least its BIG-IP products, that practice or enable the
 12 practice of inventions claimed in one or more of the claims of the '267 Patent.

13 14. Defendants' acts of infringement have caused, and will continue
 14 to cause, substantial and irreparable injury to A10 and its rights.

15

16

COUNT II

17

(PATENT INFRINGEMENT – '491 Patent, Against All Defendants)

18 15. A10 repeats and realleges the allegations set forth in paragraphs
 19 1-10, above, as though fully set forth hereat.

20

21 16. A10 is informed and believes that a reasonable opportunity for
 22 further investigation and discovery will confirm that Brocade has been and is
 23 infringing the '491 Patent directly and indirectly by making, using, selling and/or
 24 offering for sale products, including at least its FastIron SX, NetIron XMR, MLX
 25 and MLXE, SeverIron ADX, and BigIron RX series products, that practice or
 26 enable the practice of inventions claimed in one or more of the claims of the '491
 27 Patent.

28

29 17. A10 is informed and believes that a reasonable opportunity for
 30 further investigation and discovery will confirm that F5 has been and is infringing

1 the '491 Patent directly and indirectly by making, using, selling and/or offering for
2 sale products, including at least its BIG-IP products, that practice or enable the
3 practice of inventions claimed in one or more of the claims of the '491 Patent.

4 18. Defendants' acts of infringement have caused, and will continue
5 to cause, substantial and irreparable injury to A10 and its rights.

REQUEST FOR RELIEF

8 WHEREFORE, A10 seeks judgment against Brocade and F5, and each
9 of them, as follows:

10 1. A preliminary and permanent injunction, enjoining Defendants
11 and their agents, servants, employees and all those in privity with them from
12 making, using, selling or offering for sale any product that infringes or enables
13 infringement of the '267 Patent, from contributing to the infringement of that patent,
14 or from inducing the infringement of that patent;

15 2. A preliminary and permanent injunction, enjoining Defendants
16 and their agents, servants, employees and all those in privity with them from
17 making, using, selling or offering for sale any product that infringes or enables
18 infringement of the '491 Patent, from contributing to the infringement of that patent,
19 or from inducing the infringement of that patent;

20 3. An award of damages adequate to compensate A10 for
21 Defendants' unlawful infringement, in an amount to be shown according to proof at
22 trial, but in no event less than a reasonable royalty:

23 4. An award of A10's costs of suit, including reasonable attorneys'
24 fees, pursuant to U.S.C. § 285 or as otherwise permitted by law; and

25 5. Such other and further relief as to the Court seems just and
26 proper.

27 | //

28 | //

JURY DEMAND

Pursuant to Rule 38(b) of the Federal Rules of Civil Procedure, A10 hereby demands trial by jury of all issues so triable that are raised herein or which hereafter may be raised in this action.

DATED: September 9, 2011

Respectfully submitted,

LATHAM & WATKINS LLP

Mark A. Flagel
Dean G. Dunlavey
Ryan E. Hatch
Jessica C. Kronstad

B

~~Mark A. Flagel
Attorney for Plaintiff
A10 Networks, Inc.~~

28 | LA\2293726.5

EXHIBIT A



(12) **United States Patent**
Lu et al.

(10) **Patent No.:** US 7,139,267 B2
(45) **Date of Patent:** Nov. 21, 2006

(54) **SYSTEM AND METHOD OF STACKING NETWORK SWITCHES**

(75) Inventors: **Kuo-Cheng Lu, Hsin-Chu (TW); Hung-Kuang Chen, Hsin-Chu Hsien (TW)**

(73) Assignee: **Industrial Technology Research Institute, Hsinchu (TW)**

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 1010 days.

(21) Appl. No.: 10/087,761

(22) Filed: Mar. 5, 2002

(65) **Prior Publication Data**

US 2003/0169734 A1 Sep. 11, 2003

(51) **Int. CL**

I104L 12/50 (2006.01)

(52) U.S. Cl. 370/386; 370/389; 370/400

(58) **Field of Classification Search** 370/386, 370/382, 379, 428

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,732,041 A 3/1998 Jolte
5,909,686 A * 6/1999 Muller et al. 707/104.1

6,058,116 A	5/2000	Hiscock et al.
6,813,268 B1 *	11/2004	Kalkunte et al. 370/392
2002/0124107 A1 *	9/2002	Goodwin 709/242
2005/0030948 A1 *	2/2005	Wyatt 370/392
2005/0063313 A1 *	3/2005	Nanavati et al. 370/252

* cited by examiner

Primary Examiner—Chau Nguyen


Assistant Examiner—Christopher Grey

(74) *Attorney, Agent, or Firm*—Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P.

(57) **ABSTRACT**

A network switch system that includes a plurality of first-level switches operating in a slave mode, the first-level switches providing a plurality of local ports for receiving and sending network packets, and a plurality of second-level switches operating in one of brain mode or master mode, wherein, the first-level switches includes a plurality of upward ports connecting to the second-level switches, each of the first-level switches and the second-level switches having a forwarding database, wherein the first-level switches sends the refresh packets to the second-level switches for synchronizing the forwarding databases of the second-level switches, wherein the second-level switches providing packet communications among the first-level switches, and wherein a second-level switch operating in the brain mode providing refresh packets to the first-level switches for synchronizing the forwarding databases of the first-level switches.

36 Claims, 9 Drawing Sheets



U.S. Patent

Nov. 21, 2006

Sheet 1 of 9

US 7,139,267 B2




Fig. 1 (prior art)




Fig. 2 (prior art)

U.S. Patent

Nov. 21, 2006

Sheet 2 of 9

US 7,139,267 B2




Fig. 3 (prior art)




Fig. 4 (prior art)

U.S. Patent

Nov. 21, 2006

Sheet 3 of 9

US 7,139,267 B2




Fig. 5 (prior art)




Fig. 6 (prior art)

U.S. Patent

Nov. 21, 2006

Sheet 4 of 9

US 7,139,267 B2




Fig. 7

U.S. Patent

Nov. 21, 2006

Sheet 5 of 9

US 7,139,267 B2




Fig. 8

Table entry format




Fig. 9

U.S. Patent

Nov. 21, 2006

Sheet 6 of 9

US 7,139,267 B2




Fig. 10

U.S. Patent

Nov. 21, 2006

Sheet 7 of 9

US 7,139,267 B2




Fig. 11

U.S. Patent

Nov. 21, 2006

Sheet 8 of 9

US 7,139,267 B2




Fig. 12

U.S. Patent

Nov. 21, 2006

Sheet 9 of 9

US 7,139,267 B2




Fig. 13

US 7,139,267 B2

1

SYSTEM AND METHOD OF STACKING NETWORK SWITCHES

DESCRIPTION OF THE INVENTION

1. Field of the Invention

This invention pertains in general to systems and methods for stacking network switches, and more particularly, to systems and methods for stacking network switches with forwarding database synchronization.

2. Background of the Invention

A network system generally provides the exchange of information among multiple ends. Taking a computer network system as an example, the system provides the exchange of information among multiple nodes or segments. Each node or segment may contain one or more terminals, which may be a server, personal computer ("PC"), input device, or output device, such as a printer or plotter. In general, network switches manage and regulate traffic among the nodes or segments of a network system to enable efficient exchange of data and reduce network traffic congestion by directing packets to their designated destinations.

In an Ethernet network system, an Ethernet switch integrated circuit ("IC") is an Application Specific Integrated Circuit ("ASIC") that provides the capability to manage and regulate network traffic. The need for systems having different numbers of ports has driven the development of various types of specifications for Ethernet switch ICs. For example, systems designed for high-speed Ethernet operations frequently integrate a significant number of ports in a single chip to promote efficiency and traffic-handling capabilities. This type of chips typically require significant memory bandwidth and, as a result, substantial development time and considerable production cost.

Under the general operating procedures of Ethernet switching, an Ethernet packet records the destination and source addresses in the first 12 bytes of the packet data. When an Ethernet switch receives a packet, the switch retrieves the destination address and looks up the output port for the destination in a forwarding database that provides a corresponding port to each address. The switch then sends the packet to the identified destination port. A network switching system may create the forwarding database by registering the source address and port information of each incoming packet to the forwarding database. IEEE 802.1D, a standard on Media Access Control ("MAC") bridges, provides the operation procedures for creating forwarding databases and transmitting and receiving of network packets. A "learning process" for a network switch systems means the aforementioned operation of registering source address and port information to a forwarding database. The process enables an Ethernet switch to send incoming packets to their destination ports based on the registered information in the forwarding database.

Each Ethernet switch has only a limited number of ports and manages network traffic among a limited number of nodes or segments. For an Ethernet switch system to provide more ports, the system frequently has to combine, or "stack," two or more Ethernet switches and provides interconnections between the Ethernet switches to enable coordinated operation of the combined system. Stacking can categorized into one of four types: shared bus, switching fabric, ring-bus, and interleaved interconnection structures.

FIG. 1 illustrates a functional block diagram of a system with a known shared bus structure. Referring to FIG. 1, each of ESW1, ESW2, ESW3, and ESW4 represents an Ethernet switch, and each contains a packet memory. When an

2

Ethernet switch receives an input packet, the Ethernet switch first makes a forwarding decision to determine the delivery path of the packet. The Ethernet switch stores the input packet temporarily into the packet memory of the switch. If the destination port of the input packet is within the same local area managed by the Ethernet switch, the switch sends the input packet directly through one of the output ports of the switch.

Conversely, for an input packet having a destination port outside the local area of the Ethernet switch, the Ethernet switch first sends a request through the shared bus to request that the destination Ethernet switch have a packet buffer available. The Ethernet switch then sends the packet through the shared bus. After the destination Ethernet switch receives the full packet, the Ethernet switch releases the buffer that stores the packet. The destination Ethernet switch then stores the input packet in its packet memory and sends the packet through one of its output ports.

The second known stacking approach, the switching fabric structure, may be further divided into a shared-memory switching fabric and crossbar switching fabric. A network switch with a shared-memory switching fabric structure allows all network ports to write arriving data, such as packets from input ports, into a shared memory. An output port then reads out the packet after the switch system makes a forwarding decision. However, the write-read operations require repetitive access to a significant amount of centralized shared-memories. The requirement limits the expandability of the system because the shared memory block of the system has a limited bandwidth and storage space. As an illustrative example, the shared-memory switching fabric of an Ethernet port of 16 Gigabit requires a bandwidth of 32 Gigabit to enable the write-read operations. The requirement on large bandwidth and memory size poses a significant challenge for modern memory design of Ethernet switches with expanded bandwidths.

FIG. 2 illustrates a functional block diagram of a network switch system with a crossbar switching fabric structure 10. Comparing with the shared-memory switching fabric structure, a crossbar switching fabric structure seeks to increase the capability of a switching fabric. The system in FIG. 2 provides an input queue (not shown) to store packets at the input end of each port. A crossbar scheduler 12 then provides an output port upon request. Packets are sent through the switching fabric 10 that switches, or channels, the packets to an output port according to instructions from the scheduler 12. Because this approach does not rely on a shared memory block to provide a buffer zone for packet exchange, it eliminates the reliance on memory bandwidth of the shared-memory switching fabric structure and therefore provides improved expandability. This type of switching fabric structure, however, requires a sophisticated scheduler to efficiently cooperate with the switch fabric and provide full throughput by effective delay control of packet transmissions. The requirement on scheduler capability poses substantial development and production costs.

As FIG. 2 illustrates, each of the Ethernet switches ESW5, ESW6, ESW7, and ESW8 connects to the scheduler 12. When an Ethernet switch, for example, ESW5, needs to send a packet to another Ethernet switch, for example, ESW8, ESW5 sends a request to the scheduler 12 in order to have a point-to-point connection arranged by the scheduler 12. ESW5 then sends the packet as the switching fabric 10 provides a channel between the sender Ethernet switch ESW5 and the receiving Ethernet switch ESW8.

FIG. 3 illustrates a functional block diagram of a network switch system with a ring-bus structure. Four Ethernet

US 7,139,267 B2

3

switches, ESW9, ESW10, ESW11, and ESW12 connect sequentially and circularly for forming a ring structure. This system, due to its nature, often transmits a packet through one or more intermediate Ethernet switches in order to send a packet. For example, in order to send a packet from ESW9 to ESW12, the switch structure first sends the packet to ESW10, then ESW11, and finally ESW12. The process consumes additional processing resources of the switches and limits the throughput of the switching system. Allayer Communications and PMC-Sierra, Inc., both of the United States, provide Ethernet switch products that employ similar ring-stacking structures.

FIG. 4 illustrates a functional block diagram of a network switch system with an interleaved interconnection structure. Alexander illustrates, in U.S. Pat. No. 5,732,041, memory interface systems for providing and arbitrating access to a shared memory by multiple devices. As FIG. 4 illustrates, four Ethernet switches, ESW13, ESW14, ESW15, and ESW16, cross-connect with each other. Each of the four Ethernet switches has a packet memory for storing packets that are awaiting transmission.

The switching architectures described above all require special stacking buses or wirings to cross-connect the Ethernet switches, and have several major drawbacks. First, there is not a standard interface or protocol for the stacking buses among switches and therefore this structure requires a customized design according to the types of Ethernet switches. Second, the stacking buses cannot be used as ordinary network ports and thus would be useless as a stand-alone. Third, the stacking buses have limited bandwidth and this inherent limitation restricts the expandability of the network system. Fourth, the requirement of a customized design of the stacking buses increases the system cost.

Other than employing switching various fabrics, Ethernet switches may be connected through Ethernet ports in a two-level structure to form a switch system that provides more ports. FIG. 5 illustrates a functional block diagram of a two-level structure where four lower-level Ethernet switches, ESW17, ESW18, ESW19, and ESW20, are connected to an upper-level Ethernet switch ESW21. Whenever any of the lower-level Ethernet switches ESW17, ESW18, ESW19, or ESW20 needs to send a packet, the lower-level Ethernet switch first sends the packet to the upper-level Ethernet switch ESW21, and the packet is then sent to the intended destination through ESW21. The two-level structure system requires no specific modification or re-design of Ethernet switches. As a result, Ethernet from different manufacturers or of different designs can be combined to provide a switch system with an increased number of ports.

The two-level structure system, however, is not a non-blocking structure because all packets from the ports of the Ethernet switches ESW17, ESW18, ESW19, and ESW20, pass through a single Ethernet switch ESW21. Without a non-blocking design, packet loss may occur when each port sends packets at full throughput to different output ports and the full traffic congests ESW21. The problem of packet loss comes from the limited bandwidth of the connections between the upper-level Ethernet switch ESW21 and the lower-level Ethernet switches ESW17, ESW18, ESW19, and ESW20. Nevertheless, because of its simplicity, this structure is frequently employed in systems that emphasize less on non-blocking features or traffic handling capacities.

SwitchCore AB of Sweden ("SwitchCore") has provided a different structure in its products. FIG. 6 illustrates a functional block diagram of a SwitchCore switch system, which follows the traditional connection structure that aims

4

to provide load balancing and redundant capabilities in network planning, as described by Hiscock et al. in U.S. Pat. No. 6,058,116, titled "Interconnected trunk cluster arrangement." Referring to FIG. 6, each of lower-level Ethernet Switches ESW22, ESW23, ESW24, and ESW25 has the same number of cascading and user ports, and the switch system is capable of achieving non-blocking. However, the switch system needs to synchronize the forwarding databases of the system to avoid unnecessary broadcasts of packets and potential sequencing disorder of packets. Because the SwitchCore system lacks a centralized forwarding database, the system instead generates several forwarding databases. The forwarding databases of upper-level Ethernet switches do not possess the same address-port information as those of the lower-level Ethernet switches. This non-uniformity of the forwarding databases may cause system operation instabilities. As an example, a first Ethernet switch might not have the source address and port information that has been registered to a second Ethernet switch. As a result, the first Ethernet switch has to broadcast a packet when the first Ethernet switch does not contain any forwarding port information for a particular packet. The broadcasting operation increases the number of broadcasting packets and thus additional network traffic. Transmission of the broadcasting packets therefore increases the load on the system and reduces the system throughput.

Referring again to FIG. 6, the SwitchCore approach enables lower-level Ethernet switches ESW22, ESW23, ESW24, and ESW25 to learn the source addresses and ports of only packets from the lower-level ports, but not packets from the cascaded ports connected to the upper-level Ethernet switches ESW26 and ESW27. Each of the lower-level Ethernet switches, therefore, only has the port information of the users of that switch, but not the port information of the users of other Ethernet switches. For example, the switch ESW22 possesses the port information of its own users, but not the port information of the users of the switch ESW24. When the lower-level Ethernet switch ESW22 receives a packet of unregistered destination address, the switch ESW22 sends the packet to an upper-level Ethernet switch, for example, ESW26, through the cascaded port between the two switches. The upper-level switch ESW26 then determines the destination port information and sends the packet to the destination lower-level switch, for example, ESW24. The SwitchCore approach, therefore, allows and necessarily requires the upper-level Ethernet switches to have uniform forwarding databases by notifying a system Central Processing Unit ("CPU") whenever the switch learns about new source address and port information, so that the system may register the information to the forwarding database of each of the upper-level Ethernet switches.

The SwitchCore approach therefore allows the use the same type of Ethernet switches to construct an expanded Ethernet switch system, and provides that the lower-level Ethernet switches only need to register the source address and port information from the local ports. In addition, only the upper-level Ethernet switches need to maintain comprehensive forwarding databases with uniform information by the operation of the system CPU. As a result, however, the SwitchCore approach requires the system CPU to constantly process source address and source port information and update all the forwarding databases of the upper-level switches, which represent a significant load on the CPU. Furthermore, when an upper-level Ethernet switch does not have the destination port information for a packet of an unregistered destination address, the upper-level switch must send the packet back to all of the lower-level Ethernet

US 7,139,267 B2

5

switches, including the source lower-level Ethernet switch that delivers the packet. The returning operation occupies additional bandwidth and limits the availability of the system bandwidth to handle other network packets.

Without limiting the scope of the present invention, the foregoing paragraphs illustrate the background of the present invention with an exemplary Ethernet network system. The systems and methods of the present invention are also applicable to different types of network systems.

SUMMARY OF THE INVENTION

Accordingly, the present invention is directed to systems and methods for stacking network switches that substantially obviate one or more of the problems due to limitations and disadvantages of the related art.

Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the systems and methods particularly pointed out in the written description and claims hereof, as well as the appended drawings.

To achieve these and other advantages, and in accordance with the purpose of the invention as embodied and broadly described, the present invention provides a network switch system that includes a plurality of network switches for providing an exchange of network packets, each of the network switches including a forwarding database, wherein the network switch system is capable of providing at least one refresh packet, upon receiving the network packets, to synchronize the forwarding databases of the plurality of network switches, and wherein each of the plurality of network switches registers at least one refresh packet to the forwarding database of the network switch upon receiving the refresh packets.

In one aspect, the forwarding databases include at least one refresh timer in an address entry for recording the validity of a corresponding address entry in the forwarding databases of neighboring switches.

In another aspect, the forwarding databases include an address entry having an age timer for the address entry that records the validity of the address entry, an address for the address entry, and associated port information for the address.

In yet another aspect, the plurality of network switches includes a first switch and a second switch, each having a forwarding database, the first switch sending a refresh packet to a second switch when the first switch receives a network packet and the network packet containing address information that the forwarding database of the first switch has no corresponding address entry; or the network packet containing address information that a corresponding address entry in the forwarding database of the second network switch has expired.

In still another aspect, the plurality of network switches further includes a plurality of first-level switches having a plurality of upward ports operating in a slave mode, a plurality of second-level switches including a channeling switch, wherein each of the first-level switches is configured to connect to each of the second-level switches, wherein at least one second-level switch operates in a brain mode and at least one second-level switch operates in a master mode, wherein the first-level switches providing a plurality of local ports for receiving and sending network packets, the upward ports of the first-level switches connecting to the second-

6

level switches, the first-level switches sending the refresh packets to the second-level switches for synchronizing the forwarding databases of the second-level switches, and wherein the second-level switches providing packet communications among the first-level switches, the second-level switch operating in the brain mode providing refresh packets to the first-level switches for synchronizing the forwarding databases of the first-level switches.

The present invention also provides a network switch system that includes a plurality of first-level switches operating in a slave mode, the first-level switches providing a plurality of local ports for receiving and sending network packets, and a plurality of second-level switches operating in one of brain mode or master mode, wherein, the first-level switches includes a plurality of upward ports connecting to the second-level switches, each of the first-level switches and the second-level switches having a forwarding database, wherein the first-level switches sends the refresh packets to the second-level switches for synchronizing the forwarding databases of the second-level switches, wherein the second-level switches providing packet communications among the first-level switches, and wherein a second-level switch operating in the brain mode providing refresh packets to the first-level switches for synchronizing the forwarding databases of the first-level switches.

In one aspect, one of the first-level switches sends a refresh packet to the second-level switches connected with the first-level switch when the first-level switch receives a network packet, and the packet contains address information that the forwarding database of the first-level switch has no corresponding address entry, or the network packet contains address information that a corresponding address entry in the forwarding databases of one of the second-level switches has expired.

In another aspect, the second-level switch operating in the brain mode sends a refresh packet to the first-level switches connected with the second-level switch if the second-level switch operating in the brain mode receives a network packet, and the network packet contains address information that the forwarding database of the second-level switch operating in the brain mode has no corresponding address entry, the network packet containing address information that corresponding address entries in the forwarding databases of the first-level switches have expired, or the second-level switch operating in the brain mode receives an incoming refresh packet from the first-level switches.

In yet another aspect, one of the second-level switches needs to send a refresh packet coming from a first-level initiating switch or containing the source address information of a network packet from a first-level source switch, the second-level switch sends the refresh packet to each of the first-level switches except the first-level initiating switch and the first-level source switch.

The present invention further provides a method for operating a network switch in a slave mode within a network switch system, the slave switch having a forwarding database that includes receiving a network packet, sending an outgoing refresh packet to neighboring switches when the network packet contains address information that the slave switch has no corresponding record in the forwarding database of the slave switch, or the network packet contains address information that corresponding address entries in the forwarding databases of the neighboring switches have expired, wherein the slave switch sends the outgoing refresh packet to synchronize the forwarding databases of the neighboring switches, registering the address information of the network packet to the forwarding database of the slave

US 7,139,267 B2

7

switch, and registering the address information of an incoming refresh packet to the forwarding database of the slave switch upon receiving the incoming refresh packet.

In one aspect, the method further includes looking up the destination port of the network packet in the forwarding database of the slave switch, sending the network packet to the destination port, and broadcasting the network packet when the forwarding database of the slave switch has no corresponding destination port information for the network packet.

In another aspect, the forwarding database of the slave switch includes a refresh timer in an address entry for recording the validity of a corresponding address entry in the forwarding databases of the neighboring switches.

In still another aspect, the forwarding database of the slave switch includes an address entry containing an age timer for the address entry that records the validity of the address entry, an address for the address entry, and associated port information for the address.

The present invention additional provides a method of operating a network switch in a brain mode within a network switch system, the brain switch having a forwarding database that includes receiving a network packet, sending an outgoing refresh packet to neighboring switches when the network packet contains address information that the forwarding database of the brain switch has no corresponding address entry, the network packet contains address information that corresponding address entries in the forwarding databases of the neighboring switches have expired, or the brain switch receives an incoming refresh packet from the neighboring switches, wherein the brain switch sends the outgoing refresh packet to synchronize the forwarding databases of the neighboring switches, and registering the address information of the network packet to the forwarding database of the brain switch.

The present invention also provides a method of operating a network switch in a master mode within a network switch system, the master switch having a forwarding database that includes receiving an incoming network packet, registering address information of an incoming refresh packet to the forwarding database of the master switch upon receiving the incoming refresh packet, looking up the destination port of the incoming network packet in the forwarding database of the master switch, sending the incoming network packet to the destination port, and broadcasting the incoming network packet when the forwarding database does not have corresponding destination port information.

In one aspect, a neighboring switch of the master switch sends the refresh packet to the master switch when the neighboring switch receives an original network packet, and the original network packet contains address information that the forwarding database of the neighboring switch has no corresponding address entry, or the original network packet contains address information that a corresponding address entry in the forwarding databases of the master switch has expired.

In another aspect, the forwarding database of the master switch includes an address entry containing an age timer for the address entry that records the validity of the address entry, an address for the address entry, and associated port information for the address.

The present invention further provides a method for stacking network switches that includes providing a plurality of network switches for providing an exchange of network packets, providing a forwarding database for each of the network switches, providing at least one refresh packet to synchronize the forwarding databases of the plurality of

8

network switches upon receiving the network packets, and registering the refresh packet for each of the plurality of network switches to the forwarding databases.

In one aspect, the method further includes providing a first switch and a second switch, providing a forwarding database for the first switch and the second switch, and the first switch sending a refresh packet to a second switch when the first switch receives a network packet and the network packet containing address information that the forwarding database of the first switch has no corresponding address entry, or the network packet containing address information that a corresponding address entry in the forwarding database of the second network switch has expired.

In another aspect, the method also includes providing a plurality of first-level switches having a plurality of upward ports operating in a slave mode, providing a plurality of second-level switches including a channeling switch, operating at least one second-level switch operates in brain mode, operating least one second-level switch operates in a master mode, providing a plurality of local ports in the first-level switches for receiving and sending network packets, connecting the upward ports of the first-level switches to the second-level switches, sending the refresh packets to the second-level switches for synchronizing the forwarding databases of the second-level switches, and providing packet communications among the first-level switches, and providing refresh packets to the first-level switches for synchronizing the forwarding databases of the first-level switches.

In still another aspect, the method additionally includes sending the refresh packet to each of the second-level switches except the channeling switch when one of the first-level switches sends a network packet to one of the second first-level switches through the channeling switch and needs to send a refresh packet containing the source address information of the network packet.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate the embodiments of the invention and, together with the description, serve to explain the objects, advantages, and principles of the invention.

In the drawings:

FIG. 1 is a functional block diagram of a network switch system with a known shared bus structure;

FIG. 2 is a functional block diagram of a network switch system with a known crossbar switching fabric structure;

FIG. 3 is a functional block diagram of a network switch system with a known ring-bus structure;

FIG. 4 is a functional block diagram of a network switch system with a known interleaved interconnection structure;

FIG. 5 is a functional block diagram of a network switch system with a known two-level structure;

FIG. 6 is a functional block diagram of a known non-blocking switch system;

FIG. 7 is a functional block diagram consistent with one embodiment of the present invention;

FIG. 8 is a block diagram of an exemplary lower-level port arrangement consistent with the present invention;

FIG. 9 is an exemplary address entry format in the forwarding database consistent with the present invention;

US 7,139,267 B2

9

FIG. 10 is a flow chart showing the normal mode operation of a network switch consistent with the present invention;

FIG. 11 is a flow chart showing the slave mode operation of a network switch consistent with the present invention;

FIG. 12 is a flow chart showing the brain mode operation of a network switch consistent with the present invention; and

FIG. 13 is a flow chart showing the master mode operation of a network switch consistent with the present invention.

DESCRIPTION OF THE EMBODIMENTS

The present invention provides systems and methods for stacking network switches. The systems and methods synchronize forwarding databases of a network switch without requiring significant processing resources and provide the operational efficiency of a non-blocking system. The systems and methods may also employ multiple network switches of the same type to construct a network switch system with expanded number of ports.

In general, the systems and methods of the present invention operate in four different modes, normal, brain, master, and slave. A network switch is set to the normal mode of operation to enable a single network switch to operate independently. A plurality of network switches may also be combined and operate in different modes, including brain, master, and slave, for a stacked network switch system. The stacked configuration will provide more ports than a single network switch. In addition, the systems and methods for stacking network switches of the present invention are applicable to different types of network systems, including an Ethernet network system. In addition, the network switches may communicate with each other based on different types of network interfaces, such as MI, RMII and GMII interfaces in an Ethernet network environment.

FIG. 7 is a functional block diagram consistent with one embodiment of the present invention, specifically, an exemplary switch system that employs twelve eight-port switches to construct a thirty-two port switch system. Referring to FIG. 7, the switch system includes a plurality of lower-level network switches L1-L8, and a plurality of upper-level switches U1-U4. The system sets lower-level network switches L1-L8, into the slave mode. The lower-level network switches L1-L8 provide input/output ports to external devices, or specifically, to the users of the ports provided by each of the lower-level network switches L1-L8. The system sets one of the upper-level switches, for example, U1, to the brain mode (hereinafter "brain switch U1") and other upper-level switches U2 to U4 to the master mode (hereinafter "master switches U2-U4"). The brain switch U1 and master switches U2-U4 operate in part to channel network packets between different lower-level network switches. Each of the upper-level switches may connect with any of the lower-level switches to form a non-blocking switch system. As a result of the direct connection, all the upper-level switches U1-U4 become "neighboring switches" of each of the lower-level switches, and all of the lower-level switches become "neighboring switches" of each of the upper-level switches.

FIG. 8 is an exemplary port arrangement of any of the lower-level network switches shown in FIG. 7. Referring to FIG. 8, a lower-level network switch provides "upward ports" that connect with the upper-level network switches and "local ports" that provide input/output ports to the external devices or users of the lower-level network switch.

10

Taking an eight-port network switch as an example, the switch provides four upward ports and four local ports. The lower-level network switch sends refresh packets and network packets through the upward ports. In addition, the lower-level network switch treats the network packets as network trunk ports for ordinary network traffic.

The systems and methods of the present invention also provide refresh packets between the upper-level and lower-level switches to facilitate synchronization of forwarding databases in the system. A refresh packet is preferably a specifically identifiable packet containing source address information, such as the source address of a packet and the corresponding port information that needs to be registered by the system. When a switch in the system receives a refresh packet, the switch registers the source address information to the forwarding database of the switch. Preferably, the network switch system transmits the refresh packets within the system. Although the refresh packets might consume part of the system bandwidth, the systems and methods of the present invention provides a shorter Inter-Packet Gap ("IPG") or preamble to minimize bandwidth consumption.

Furthermore, a source-address learning delay may sometimes occur when the network system has not distributed refresh packets to all the switches. However, this delay only temporarily increases the broadcast traffic of the system and the broadcast traffic will diminish after the system has distributed the refresh packets to all of the switches. After synchronization, the forwarding databases of different switches have the same number of address entries. The contents of the address entries, however, may vary among the forwarding databases of different switches because the entries might contain different refresh timer values and port information for different neighboring switches.

FIG. 9 is an exemplary address entry format in the forwarding database consistent with the present invention. Referring to FIG. 9, an entry of the forwarding database (not numbered) includes a refresh timer 16 that records the validity of a corresponding address entry in the forwarding databases of the neighboring switches within the system. As an example, the refresh timer 16 can be an up-counting timer or a down-counting timer that changes its value over time. When the counting value of the refresh timer 16 reaches a predetermined value, the switch recognizes that a corresponding address entry in the forwarding databases of the neighboring switches has "expired" and, therefore, needs to be updated. The switch resets the refresher timer 16 to its starting value either when the forwarding databases of the neighboring switches updates the corresponding entry or when the switch sends a refresh packet for that particular address entry.

Referring again to FIG. 9, the entry of the forwarding database also includes an age timer 18, address 20, and port information 22. The age timer 18 records the validity of the entry. As an example, the age timer 18 can be an up-counting timer or a down-counting timer that changes its value over time. When the counting value of the age timer 18 reaches a predetermined value, the switch recognizes that the entry in the forwarding database of the switch has "expired." The switch may then remove the expired entry from the forwarding database. The switch resets the age timer 18 to the starting value when the address entry is updated, usually through a source-address learning process, which may occur right after the switch receives an incoming packet or a refresh packet. The address 20 contains the address information of the entry, such as a Media Access Control ("MAC") address for an Ethernet network. The port infor-

US 7,139,267 B2

11

mation 22 includes associated port information for the address 20, such as a port number ("PN").

The network switch systems and method of the present invention also provide refresh packets to synchronize forwarding databases of the switches in the system. In general, the timing of sending a refresh packet is preferably packet-driven. Transmission of a refresh packet may occur upon receiving a network packet or an incoming refresh packet. In addition, a refresh packet may be sent by one of three ways.

A refresh packet may be sent when the switch receives a packet containing source address information but the forwarding database of the switch has no corresponding address entry. As an example, when the arrival of a packet triggers the source-address information learning ("SA learning") of a switch and the switch indicates that the forwarding database do not contain a corresponding entry for that source address, the switch sends a refresh packet containing the source address information of the incoming packet to register the information in the forwarding databases of neighboring switches in the system.

A refresh packet may also be sent when the switch receives a packet having expired source address information in a corresponding address entry in the neighboring switches. As an example, when the arrival of a packet triggers the SA learning of a switch and the switch indicates that the corresponding source address entry in the forwarding database of the neighboring switches has expired, the system sends a refresh packet containing the updated source address information of the incoming packet to register the updated information in the forwarding databases of the neighboring switches. The switch, for example, may identify such expiration based on the refresh timer 18 as illustrated in FIG. 9.

Finally, a refresh packet may be sent when the switch is in the brain mode and receives a refresh packet from neighboring switches.

As described previously, the systems and methods of the present invention operate in one of four modes. FIG. 10 is a flow chart showing the normal mode operation of a network switch consistent with the present invention. Referring to FIG. 10, the switch conducts packet verification, such as Cyclic Redundancy Check ("CRC"), at step 40 in order to filter out packets that have data or transmission errors. The verification step 40 ensures that all the packet information is correctly received. The switch proceeds with SA learning at step 42 to register the source address and source port information to the forwarding database of the switch.

The switch then performs destination address ("DA") information lookup at step 44 to obtain the destination port information based on the destination address of the incoming packet. If the switch cannot obtain the destination port information, the switch will broadcast the packet in order to have the packet delivered. The switch sends the packet to another network switch or another port within the same switch at step 46 by requesting and setting up a point-to-point connection with the destination port arranged. The switch may include two or more ports available as channels for transmitting the packet data. To achieve efficient transmission, the switch may choose one port from several available ports by checking a destination portmap that provides traffic or load information of the available ports.

FIG. 11 is a flow chart showing the slave mode operation of a network switch, such as the network switches L1 through L8 illustrated in FIG. 7, consistent with the present invention. Referring to FIG. 11, a slave switch conducts packet verification, such as Cyclic Redundancy Check ("CRC"), at step 50 in order to filter out packets that have

12

data or transmission errors. The verification step 50 also ensures that all the packet information of an incoming network packet is correctly received. If the arrival packet is a refresh packet, the slave switch also ensures that the network switch receives the refresh packet correctly and marks the refresh packet at step 50. In addition, refresh packets from upward ports will be received correctly, and refresh packets from local ports will be discarded. The slave switch then determines at step 52 (1) whether the packet is from local ports, (2) whether the forwarding database of the switch contains any corresponding entry to the source address information of the incoming packet, and (3) whether a corresponding address entry of the source address in the forwarding database of neighboring switches has expired. If the slave switch determines that the packet is from the local ports and the forwarding database of the slave switch contains no corresponding entry to the source address information of the packet, or the corresponding address entry in the neighboring switches has expired, the slave switch sends a refresh packet through the upward ports of the switch to upper-level switches at step 54. Referring to FIG. 7, a slave switch, for example, L1, may send a refresh packet to all the upper-level switches U1-U4.

To avoid providing the source address information more than once to an upper-level switch, the slave switch cannot provide the refresh packet to an intermediate channeling switch, if one exists. A channeling switch, preferably an upper-level switch, provides the channel with communicating packet data between two lower-level switches. Because the network packet that goes through the channeling switch contains the same source address information as the refresh packet, the channeling switch does not need a refresh packet to synchronize the forwarding database. As an example, referring to FIG. 7, when the slave switch L1 sends the network packet to an intermediate channeling switch, for example, U2, and needs to send the refresh packet containing the corresponding address information of the network packet, the slave switch L1 only sends the refresh packet to the other three switches U1, U3, and U4, and skip sending the refresh packet to the channeling switch U2. When the slave switch does send the refresh packet, the switch may also reset the refresh timer of the corresponding entry within the forwarding database of the switch to reflect that the corresponding address entry in the neighboring switches has been updated.

Referring again to FIG. 11, if the slave switch determines that the packet is not from the local ports and is a refresh packet or the slave switch has completed step 54, the slave switch proceeds with source address information learning at step 56. The slave switch registers the source address information of an incoming refresh packet or an incoming network packet to the forwarding database of the slave switch. The slave switch also resets the age timer to reflect that the switch has updated the corresponding address entry.

For an incoming network packet, the slave switch performs destination address information lookup ("DA lookup") at step 58 to obtain the destination port information corresponding to the destination address of the packet. At step 60, the slave switch sends the packet to another network switch or port within the same switch by requesting and setting up a point-to-point connection with the destination port arranged. The slave switch may have two or more ports available as channels for transmitting packet data. To achieve efficient transmission, the switch may choose one port from several available ports by checking a destination portmap that provides the traffic or load information of the available ports.

US 7,139,267 B2

13

FIG. 12 is a flow chart showing the brain mode operation of a network switch, such as the network switches U1 illustrated in FIG. 7, consistent with the present invention. Referring to FIG. 12, the brain switch U1 conducts packet verification, such as Cyclic Redundancy Check ("CRC"), at step 62 in order to filter out packets that have data or transmission errors. The verification step 62 also ensures that all the packet information of an incoming network packet is correctly received. If the arrival packet is a refresh packet, the brain switch also ensures that the network switch receives the refresh packet correctly and marks the refresh packet at step 62.

The brain switch determines the following conditions at step 64 (1) whether the packet is a refresh packet, (2) whether the forwarding database of the brain switch contains any address entry corresponding to the source address information of the incoming network packet, and (3) whether the corresponding address entry of the source information in the forwarding databases of neighboring switches has expired. If the packet is a refresh packet, the brain switch sends the refresh packet to the neighboring switches. The brain switch may skip sending the refresh packet to an initiating switch. For example, referring to FIG. 7, if the brain switch U1 receives a refresh packet from an initiating lower-level switch, for example, the switch L2, the brain switch U1 may skip sending the same refresh packet to the switch L2 because the switch L2 has already updated the same address information. When the brain switch U1 sends the refresh packet, the brain switch may also reset the refresh timer of the corresponding entry within the forwarding database to reflect that the corresponding address entry in the neighboring switches has been updated.

Referring again to FIG. 12, if the packet is not a refresh packet, but the forwarding database of the brain switch contains no source address information of the network packet or the corresponding address entry in the neighboring switches has expired, the brain switch sends the refresh packet to neighboring switches within the system. The brain switch may skip sending the refresh packet to a source switch that sends the network packet to the brain switch. For example, referring to FIG. 7, if the brain switch U1 receives a network packet from a source switch, for example, switch L3, the brain switch may skip sending the refresh packet to the source switch L3 because the source switch L3 has already updated the corresponding address information. Similarly, when the brain switch sends the refresh packet, the brain switch may also reset the refresh timer of the corresponding entry within the forwarding database to reflect that the corresponding address entry in the neighboring switches has been updated.

Referring to FIG. 12, if none of the conditions of step 64 is met or the brain switch has completed step 66, the brain switch proceeds with source address information learning at step 68. The brain switch registers the source address information of an incoming refresh packet or an incoming network packet to the forwarding database of the switch. The brain switch also resets the age timer to reflect that the switch has updated the corresponding address entry.

For an incoming network packet, the brain switch performs destination address information lookup ("DA lookup") at step 70 to obtain the destination port information corresponding to the destination address of the packet. At step 72, the brain switch sends the network packet to another network switch by requesting and setting up a point-to-point connection with the destination port arranged. The brain switch might have two or more ports available as channels for transmitting packet data. To achieve efficient transmis-

14

sion, the brain switch may choose one port from several available ports by checking a destination portmap that provides the traffic or load information of the available ports.

FIG. 13 is a flow chart showing the master mode operation of a network switch, such as the network switches U2, U3 or U4, illustrated in FIG. 7, consistent with the present invention. The master switch conducts packet verification, such as Cyclic Redundancy Check ("CRC"), at step 74 to filter out packets that have data or transmission errors. The verification step 74 ensures that all the packet data of an incoming network packet is correctly received. If the arrival packet is a refresh packet, the master switch also ensures that the network switch receives the refresh packet correctly and marks the refresh packet. The master switch proceeds with source address information learning at step 76. The master switch registers the source address information of an incoming refresh packet or an incoming network packet to the forwarding database of the master switch.

For an incoming network packet, the master switch performs destination address information lookup ("DA lookup") at step 78 to obtain the destination port information corresponding to the destination address of the packet. At step 80, the master switch sends the packet to another network switch or another port within the same switch by requesting and setting up a point-to-point connection with the destination port. The master switch might have two or more ports available as channels for transmitting packet data. To achieve efficient transmission, the master switch may choose one port from several available ports by checking a destination portmap that provides the traffic or load information of the available ports.

As the above paragraphs illustrate, the present invention provides systems and methods for stacking network switches. The systems and methods provide combination of network switches and their operations in different modes. The systems and methods enable the same type of switches to be combined without requiring additional devices, such as external CPUs, switching fabrics, special bus or wiring arrangements, or new interfaces. The systems and methods of the present invention improve the operational efficiency of network switching system, provide improved bandwidth of switch systems, and offer a cost-effective approach to constructing or operating network systems with expanded number of ports.

It will be apparent to those skilled in the art that various modifications and variations can be made in the disclosed systems and methods without departing from the scope or spirit of the invention. Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

What is claimed is:

1. A network switch system, comprising:
a plurality of network switches for providing an exchange of network packets, each of the network switches comprising:
a forwarding database; and
a component providing at least one refresh packet, provided upon receiving the network packets, to synchronize the forwarding databases of the plurality of network switches;
wherein each of the plurality of network switches registers the at least one refresh packet to the forwarding database of the network switch upon receiving the refresh packets, and

US 7,139,267 B2

15

wherein the plurality of network switches include a first switch and a second switch, each having a forwarding database, the first switch sending a refresh packet to the second switch when

- the first switch receives a network packet containing address information indicating that the forwarding database of the first switch has no corresponding address entry, or
- the first switch receives a network packet containing address information indicating that a corresponding address entry in the forwarding database of the second network switch has expired.

2. The system as claimed in claim 1, wherein the forwarding databases include at least one refresh timer in an address entry for recording the validity of a corresponding address entry in the forwarding databases of neighboring switches.

3. The system as claimed in claim 1, wherein the forwarding databases include an address entry having an age timer for the address entry that records the validity of the address entry, an address for the address entry, and associated port information for the address.

4. The system as claimed in claim 1, wherein the plurality of network switches further comprises,

- a plurality of first-level switches having a plurality of upward ports operating in a slave mode,
- a plurality of second-level switches including a channeling switch, wherein each of the first-level switches is configured to connect to each of the second-level switches,

wherein at least one second-level switch operates in a brain mode and at least one second-level switch operates in a master mode,

wherein the first-level switches providing a plurality of local ports for receiving and sending network packets, the upward ports of the first-level switches connecting to the second-level switches, the first-level switches sending the refresh packets to the second-level switches for synchronizing the forwarding databases of the second-level switches, and

wherein the second-level switches providing packet communications among the first-level switches, the second-level switch operating in the brain mode providing refresh packets to the first-level switches for synchronizing the forwarding databases of the first-level switches.

5. The system as claimed in claim 4, wherein when one of the first-level switches sends a network packet to one of the second first-level switches through the channeling switch and needs to send a refresh packet containing the source address information of the network packet, the first-level switch sends the refresh packet to each of the second-level switches except the channeling switch.

6. The system as claimed in claim 4, wherein when a second-level switch needs to send a refresh packet from an initiating first-level switch, the second-level switch sends the refresh packet to each of the first-level switches except the initiating first-level switch.

7. The system as claimed in claim 4, wherein when the a second-level switch needs to send a refresh packet containing the source address information of a network packet from a first-level source switch, the second-level switch sends the refresh packet to each of the first-level switches except the first-level source switch.

16

8. The system as claimed in claim 4, wherein each of the first-level switches employs the upward ports as trunk ports for sending the network packets.

9. The system as claimed in claim 1, wherein the network switches are Ethernet switches.

10. A network switch system, comprising:

- a plurality of first-level switches operating in a slave mode, the first-level switches providing a plurality of local ports for receiving and sending network packets; and
- a plurality of second-level switches operating in one of brain mode or master mode,

wherein the first-level switches include a plurality of upward ports connecting to the second-level switches, each of the first-level switches and the second-level switches having a forwarding database,

wherein the first-level switches send the refresh packets to the second-level switches, for synchronizing the forwarding databases of the second-level switches, when

- the first-level switch receives a network packet containing address information indicating that the forwarding database of the first-level switch has no corresponding address entry, or
- the first-level switch receives a network packet containing address information indicating that a corresponding address entry in the forwarding databases of one of the second-level switches has expired,

wherein the second-level switches provide packet communications among the first-level switches, and

wherein a second-level switch operating in the brain mode provides refresh packets to the first-level switches for synchronizing the forwarding databases of the first-level switches.

11. The system as claimed in claim 10, wherein each of the first-level and second-level switches registers the refresh packets information to the forwarding databases upon receiving the refresh packets.

12. The system as claimed in claim 10, wherein the forwarding databases of the first-level switches include at least one refresh timer in an address entry for recording the validity of a corresponding address entry in the forwarding databases of the second-level switches.

13. The system as claimed in claim 10, wherein the forwarding database of the second-level switch operating in the brain mode includes a refresh timer in an address entry for recording the validity of a corresponding address entry in the forwarding databases of the first-level switches.

14. The system as claimed in claim 10, wherein the forwarding databases of the first-level and second-level switches include an address entry containing an age timer for the address entry to record the validity of the address entry, an address for the address entry, and associated port information for the address.

15. The system as claimed in claim 10, wherein the second-level switch operating in the brain mode sends a refresh packet to the first-level switches connected with the second-level switch if the second-level switch operating in the brain mode receives a network packet, and the network packet contains address information that the forwarding database of the second-level switch operating in the brain mode has no corresponding address entry, the network packet containing address information that corresponding address entries in the forwarding databases of the first-level switches have expired, or the second-level switch operating in the brain mode receives an incoming refresh packet from the first-level switches.

US 7,139,267 B2

17

16. The system as claimed in claim 10, wherein when one of the first-level switches sends a network packet to one of the second first-level switches through a channeling second-level switch and needs to send a refresh packet containing the source address information of the network packet, the first-level switch sends the refresh packet to each of the second-level switches except the channeling second-level switch.

17. The system as claimed in claim 10, wherein when one of the second-level switches needs to send a refresh packet coming from a first-level initiating switch or containing the source address information of a network packet from a first-level source switch, the second-level switch sends the refresh packet to each of the first-level switches except the first-level initiating switch and the first-level source switch.

18. A method for operating a network switch in a slave mode within a network switch system, the slave switch having a forwarding database, comprising:

receiving a network packet;

sending an outgoing refresh packet to neighboring switches when

a) the network packet contains address information indicating that the slave switch has no corresponding record in the forwarding database of the slave switch, or

b) the network packet contains address information indicating that corresponding address entries in the forwarding databases of the neighboring switches have expired, wherein the slave switch sends the outgoing refresh packet to synchronize the forwarding databases of the neighboring switches;

registering the address information of the network packet to the forwarding database of the slave switch; and registering the address information of an incoming refresh packet to the forwarding database of the slave switch upon receiving the incoming refresh packet.

19. The method as claimed in claim 18, further comprising:

looking up the destination port of the network packet in the forwarding database of the slave switch; sending the network packet to the destination port; and broadcasting the network packet when the forwarding database of the slave switch has no corresponding destination port information for the network packet.

20. The method as claimed in claim 18, wherein the forwarding database of the slave switch includes a refresh timer in an address entry for recording the validity of a corresponding address entry in the forwarding databases of the neighboring switches.

21. The method as claimed in claim 18, wherein the forwarding database of the slave switch includes an address entry containing an age timer for the address entry that records the validity of the address entry, an address for the address entry, and associated port information for the address.

22. The method as claimed in claim 18, wherein the slave switch provides local ports for receiving and sending network packets and upward ports connecting to the neighboring switches.

23. The method as claimed in claim 18, wherein when the slave switch sends the network packet to a channeling switch and needs to send the outgoing refresh packet containing the source address information of the network packet, the slave switch sends the outgoing refresh packet to all the neighboring switches except the channeling switch.

18

24. The method as claimed in claim 18, wherein the neighboring switches includes network switches operating in a brain mode or a master mode.

25. A method of operating a network switch in a brain mode within a network switch system, the network switch having a forwarding database, comprising:

receiving a network packet;

sending an outgoing refresh packet to neighboring switches when

a) the network packet contains address information indicating that the forwarding database of the brain switch has no corresponding address entry or

b) the network packet contains address information indicating that corresponding address entries in the forwarding databases of the neighboring switches have expired; and

registering the address information of the network packet to the forwarding database of the brain switch, wherein the brain switch receives an incoming refresh packet from the neighboring switches, and sends the outgoing refresh packet to synchronize the forwarding databases of the neighboring switches.

26. The method as claimed in claim 25, further comprising:

looking up the destination port of the network packet in the forwarding database of the brain switch; sending the network packet to the destination port; and broadcasting the network packet if the forwarding database of the brain switch has no corresponding destination port information for the network packet.

27. The method as claimed in claim 25, wherein the forwarding database of the brain switch includes a refresh timer in an address entry that records the validity of corresponding address entries of the forwarding databases of the neighboring switches.

28. A method of operating a network switch in a master mode within a network switch system, the master switch having a forwarding database, comprising:

receiving an incoming network packet;

registering address information of an incoming refresh packet to the forwarding database of the master switch upon receiving the incoming refresh packet;

looking up the destination port of the incoming network packet in the forwarding database of the master switch; sending the incoming network packet to the destination port; and

broadcasting the incoming network packet when the forwarding database does not have corresponding destination port information, wherein

a neighboring switch of the master switch sends the refresh packet to the master switch when

a) the neighboring switch receives an original network packet, and the original network packet contains address information indicating that the forwarding database of the neighboring switch has no corresponding address entry, or

b) the neighboring switch receives an original network packet, and the original network packet contains address information indicating that a corresponding address entry in the forwarding databases of the master switch has expired.

29. The method as claimed in claim 28, wherein the incoming refresh packet contains address and corresponding port information.

30. The method as claimed in claim 28, wherein the forwarding database of the master switch includes an

US 7,139,267 B2

19

address entry containing an age timer for the address entry that records the validity of the address entry, an address for the address entry, and associated port information for the address.

31. The method as claimed in claim 28, wherein the master switch connects to neighboring switches within the network switch system and the neighboring switches operate in a slave mode. 5

32. A method for stacking network switches, comprising: providing a plurality of network switches, including first 10 and second switches, for providing an exchange of network packets;

providing a forwarding database for each of the network switches;

providing at least one refresh packet to synchronize the 15 forwarding databases of the plurality of network switches upon receiving the network packets;

registering the refresh packet for each of the plurality of network switches to the forwarding databases wherein the first switch sends a refresh packet to a 20

second switch when

a) the first switch receives a network packet and the 25 network packet contains address information indicating that the forwarding database of the first switch has no corresponding address entry, or

b) the first switch receives a network packet and the network packet contains address information that a corresponding address entry in the forwarding database of the second switch has expired.

33. The method as claimed in claim 32, further comprising, 30

providing a plurality of first-level switches having a plurality of upward ports operating in a slave mode, providing a plurality of second-level switches including a channeling switch,

20

operating at least one second-level switch operates in a brain mode,

operating at least one second-level switch operates in a master mode,

providing a plurality of local ports in the first-level switches for receiving and sending network packets, connecting the upward ports of the first-level switches to the second-level switches,

sending the refresh packets to the second-level switches for synchronizing the forwarding databases of the second-level switches, and

providing packet communications among the first-level switches, and providing refresh packets to the first-level switches for synchronizing the forwarding databases of the first-level switches.

34. The method as claimed in claim 33, further comprising sending the refresh packet to each of the second-level switches except the channeling switch when one of the first-level switches sends a network packet to one of the second first-level switches through the channeling switch and needs to send a refresh packet containing the source address information of the network packet.

35. The system as claimed in claim 33, further comprising sending the refresh packet to each of the first-level switches except the initiating first-level switch when one of the second-level switch needs to send a refresh packet from an initiating first-level switch.

36. The system as claimed in claim 33, further comprising sending the refresh packet to each of the first-level switches except the first-level source switch when one of the second-level switch needs to send a refresh packet containing the source address information of a network packet from a first-level source switch.

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 7,139,267 B2
APPLICATION NO. : 10/087761
DATED : November 21, 2006
INVENTOR(S) : Kuo-Cheng Lu et al.

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Title page, item (57), line 6, "includes" should read --include--.

Title page, item (57), line 10, "sends" should read --send--.

Claim 1, column 14, line 58, "comprising;" should read --comprising:--.

*Claim 7, column 15, line 62, "when the a" should read --when a--.

*Claim 10, column 16, line 24, "racket" should read --packet--.

Claim 24, column 18, line 2, "includes" should read --include--.

Claim 35, column 20, line 26, "switch" should read --switches--.

Claim 36, column 20, line 31, "switch" should read --switches--.

Signed and Sealed this

Twenty-seventh Day of March, 2007



JON W. DUDAS
Director of the United States Patent and Trademark Office

EXHIBIT B



(12) **United States Patent**
Tsao et al.

(10) **Patent No.:** US 7,236,491 B2
(45) **Date of Patent:** Jun. 26, 2007

(54) **METHOD AND APPARATUS FOR SCHEDULING FOR PACKET-SWITCHED NETWORKS**

(75) **Inventors:** Shih-Chiang Tsao, Hsinchu (TW); Ying-Dar Lin, Hsinchu (TW); Hui-Yang Huang, Hsinchu (TW); Chun-Yi Tsai, Kaohsiung (TW)

(73) **Assignee:** Industrial Technology Research Institute, Hsinchu (TW)

(*) **Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 961 days.

(21) **Appl. No.:** 09/955,296

(22) **Filed:** Sep. 19, 2001

(65) **Prior Publication Data**

US 2002/0131413 A1 Sep. 19, 2002

Related U.S. Application Data

(60) Provisional application No. 60/253,930, filed on Nov. 30, 2000.

(51) **Int. Cl.**

I104L 12/28 (2006.01)
I104L 12/56 (2006.01)

(52) **U.S. Cl.** 370/392; 370/229; 370/395; 370/428

(58) **Field of Classification Search** 370/229-252, 370/322 392, 393 492, 412 428; 709/230 249

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,475,192 A * 10/1984 Fennow et al. 370/232
5,042,032 A * 8/1991 Dige et al. 370/231
5,859,835 A * 1/1999 Varma et al. 370/229
6,047,000 A * 4/2000 Tsang et al. 370/412
6,134,217 A * 10/2000 Stiliadis et al. 370/232
6,359,861 B1 * 3/2002 Sui et al. 370/230
6,430,156 B1 * 8/2002 Park et al. 370/232
6,438,134 B1 * 8/2002 Chow et al. 370/412
6,470,016 B1 * 10/2002 Kalkunte et al. 370/395.41
6,532,213 B1 * 3/2003 Chiussi et al. 370/230.1

(Continued)

OTHER PUBLICATIONS

A. K. Parekh et al., "A generalized processor sharing approach to flow control in integrated services networks: the single-node case," *IEEE/ACM Trans. Networking*, pp. 344-357, Jun. 1993.

(Continued)


Primary Examiner—Man U. Phan

(74) Attorney, Agent, or Firm—Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P.

(57) **ABSTRACT**

Apparatus and method use pre-order queuing and scheduling. Reordering of the transmission sequence of packets that could be sent out in one round is allowed according to the quantum consumption status of the flow within the round. Per-packet time complexity is maintained independent from an increase in flow number and packets of variable-length are processed.

13 Claims, 7 Drawing Sheets



US 7,236,491 B2

Page 2

U.S. PATENT DOCUMENTS

6,532,501	B1*	1/2003	McCracken	710/52
6,560,230	B1*	5/2003	Li et al.	370/395.42
6,577,596	B1*	6/2003	Olsson et al.	370/230
6,594,701	B1*	7/2003	Forin	709/232
6,654,374	B1*	11/2003	Fawaz et al.	370/394
6,674,721	B1*	1/2004	Dittia et al.	370/235
6,714,517	B1*	7/2004	Fawaz et al.	370/236
6,765,915	B1*	7/2004	Metzger et al.	370/395.43
6,785,232	B1*	8/2004	Kotsos et al.	370/230.1
6,888,806	B1*	5/2005	Miller et al.	370/316
6,891,835	B2*	5/2005	Kalkunte et al.	370/395.41
6,920,109	B2*	7/2005	Yazaki et al.	370/230.1
6,940,861	B2*	9/2005	Liu et al.	370/395.21
2001/0043564	A1*	11/2001	Bloch et al.	370/230
2002/0012348	A1*	1/2002	Mizuhara et al.	370/392
2002/0071387	A1*	6/2002	Horiguchi et al.	370/229
2002/0075875	A1*	6/2002	Dravida et al.	370/395.21
2003/0133406	A1*	7/2003	Fawaz et al.	370/229
2003/0189947	A1*	10/2003	Beshai	370/428
2004/0228274	A1*	11/2004	Yazaki et al.	370/229
2005/0163049	A1*	7/2005	Yazaki et al.	370/230

OTHER PUBLICATIONS

J. C. R. Bennett et al., "WF²Q: Worst-case fair weighted fair queueing," *Proc. IEEE INFOCOM '96*, pp. 120-128, San Francisco, CA, Mar. 1996.

S. J. Golombok, "A self-clocked fair queueing scheme for broadband applications," *Proc. INFOCOM '94*, pp. 636-646, Jun. 1994.

L. Zhang, "Virtual Clock: A new traffic control algorithm for packet-switched networks," *ACM Trans. on Computer Systems*, vol. 9, No. 2, pp. 101-124, May 1991.

M. Shreedhar et al., "Efficient fair queueing using deficit round-robin," *IEEE/ACM Trans. Networking*, vol. 4, No. 3, pp. 375-385, Jun. 1996.

D. Stiliadis et al., "Efficient fair queueing algorithms for packet-switched networks," *IEEE/ACM Trans. Networking*, vol. 6, No. 2, pp. 175-185, Apr. 1998.

S. Suri, et al, "Leap forward virtual clock: a new fair queueing scheme with guaranteed delays and throughput fairness," *Proc. INFOCOM '97*, pp. 557-565, Apr. 1997.

D. Stiliadis et al., "Latency-rate servers: a general model for analysis of traffic scheduling algorithms," *IEEE/ACM Trans. Networking*, vol. 6, No. 5, pp. 611-624, Oct. 1998.

N. Maisiluru et al. "Efficient fair queueing for ATM networks using uniform round robin," *Proc. INFOCOM '99*, pp. 389-397, Mar. 1999.

M. Katevenis et al., "Weighted round-robin cell multiplexing in a general-purpose ATM switch chip," *IEEE Journal on Selected Areas in Communication*, vol. 9, No. 8, pp. 1265-1279, Oct. 1991.

H. M. Chaskar et al., "Fair scheduling with tunable latency: A Round Robin approach," *IEEE Globecom '99*, pp. 1328-1333, Dec. 1999.

J. C. R. Bennett et al., "High speed, scalable, and accurate implementation of packet fair queueing algorithms in ATM networks," *Proc. ICNP '97*, pp. 7-14, Oct. 1997.

V. Nageswara Rao et al., "Concurrent access of priority queues," *Trans. on Computers*, vol. 37, No. 12, pp. 1657-1665, Dec. 1988.

J. L. Rexford et al., "Hardware-efficient fair queueing architectures for high-speed networks," *Proc. INFOCOM '96*, pp. 638-646, Mar. 1996.

* cited by examiner

U.S. Patent

Jun. 26, 2007

Sheet 1 of 7

US 7,236,491 B2




Fig. 1

U.S. Patent

Jun. 26, 2007

Sheet 2 of 7

US 7,236,491 B2




Fig. 2

U.S. Patent

Jun. 26, 2007

Sheet 3 of 7

US 7,236,491 B2




Fig. 3

U.S. Patent

Jun. 26, 2007

Sheet 4 of 7

US 7,236,491 B2




Fig. 4a




Fig. 4b

U.S. Patent

Jun. 26, 2007

Sheet 5 of 7

US 7,236,491 B2




Fig. 5




Fig. 6

U.S. Patent

Jun. 26, 2007

Sheet 6 of 7

US 7,236,491 B2




Fig. 7




Fig. 8

U.S. Patent

Jun. 26, 2007

Sheet 7 of 7

US 7,236,491 B2




Fig. 9

US 7,236,491 B2

1

METHOD AND APPARATUS FOR SCHEDULING FOR PACKET-SWITCHED NETWORKS

REFERENCE TO RELATED APPLICATIONS

This application claims priority from now abandoned prior provisional application Ser. No. 60/253,930, filed Nov. 30, 2000 for "PRE-ORDER DEFICIT ROUND ROBIN: A NEW SCHEDULING ALGORITHM FOR PACKET-SWITCHED NETWORKS."

FIELD OF THE INVENTION

This invention relates generally to packet scheduling. In particular, the invention relates to a packet scheduling method and apparatus for packet switched networks.

BACKGROUND OF THE INVENTION

In recent years, many packet scheduling algorithms have been proposed to reduce congestion, minimize delay (i.e., latency), and maintain fairness, especially to accommodate a high number of packet flows. Unfortunately, many of these algorithms can only be applied to fixed-size packets. Furthermore, many of these algorithms (even if they do not require fixed sized packets) exhibit poor performance as the number of packet flows increases.

Deficit Round Robin (DRR) is an algorithm which allows for variable-sized packets. Under DRR, a node rotationally selects packets to send out from all flows that have queued packets. During a round, each flow accumulates credits in discrete increments (e.g., in bytes) called a quantum. Unfortunately, DRR typically requires a quantum value that is very large, i.e., many times the size of the maximum packet size for a flow. The data presented in Table 1 below illustrates the above problem.

TABLE I

THE TRAFFIC PARAMETERS AND QUANTUM SIZE OF 4 FLOWS

Flow ID	Reserved Rate (Mbps)	Traffic Type	Maximum Packet Size (byte)	Ratio of Max Reserved Rate to Packet Size	Quantum Size (byte)
A	128	CBR	400	250	512
B	16	CBR	640	320	640
C	64	CBR	800	100	2560
D	64	CBR	100	125	2560

The data in Table 1 assumes four flows, sharing the same link, and a link capacity of 160 megabits per second. As illustrated in Table 1, the quantum size of a flow can reach very large values relative to the flow's maximum packet size. For example, flow D has a quantum size of 25.6 times (2560/100) the maximum packet size. Unfortunately, due to the large quantum size required by DRR, DRR's performance can be poor compared to other algorithms such as Self-Clocked Fair Queuing (SCFQ) and Weighted Fair Queuing (WFQ).

However, simply reducing the quantum size also creates problems and is generally ineffective. For example, reducing the quantum size can cause a node using DRR to select no packets to send out after querying all flows in a particular round. This causes unacceptable delay and, again, causes poor performance. Thus, simply reducing the quantum size used in a DRR node is generally not effective. Accordingly, it would be desirable to provide a scheduling algorithm and apparatus which does not require fixed size packets and exhibits good performance, including when there is a high number of packet flows.

2

SUMMARY OF THE INVENTION

In accordance with the invention, a method for scheduling a packet, comprises: receiving a packet; identifying a flow for the packet; classifying the packet based on the identified flow; and buffering the packet in one of a plurality of queues based on the classification of the packet.

In accordance with another aspect of the present invention, a system for scheduling a packet, comprises: an input to receive a plurality of packet; an arrival module to identify a flow for each of the plurality of packets; a classifier to assign each of the plurality of packets to one of a plurality of queues based on the identified flow; a server for selecting one of the plurality of queues based on a hierarchical order; and an output for outputting a packet from the selected queue.

In accordance with yet another aspect of the present invention, an apparatus for scheduling a packet, comprises: means for receiving a packet; means for identifying a flow for the packet; means for classifying the packet based on the identified flow; and means for buffering the packet in one of a plurality of queues based on the classification of the packet.

Additional advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the appended claims.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description, serve to explain the principles of the invention. In the drawings:

FIG. 1 illustrates a node 100 utilizing a Pre-Order Deficit Round Robin (PDRR) architecture in accordance with principles of the present invention;

FIG. 2 shows a method for scheduling packets in accordance with principles of the present invention;

FIG. 3 shows a method of transmitting packets in accordance with principles of the present invention;

FIG. 4a illustrates the operation of Deficit Round Robin (DRR) in comparison with weighted fair queuing (WFQ);

FIG. 4b shows the present invention using PDRR operating on the same input pattern and assumptions used in FIG. 4a;

FIGS. 5-8 show various simulation results to compare the performance of embodiments consistent with the present invention using PDRR with DRR and SCFQ; and

FIG. 9 shows performance consistent with the present invention as the number of priority queues is varied for a specific traffic environment.

DESCRIPTION OF THE EMBODIMENTS

Reference will now be made in detail to exemplary embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

Embodiments consistent with the present invention provide pre-order deficit round robin (PDRR) architecture to execute a scheduling algorithm which minimizes delay

US 7,236,491 B2

3

while maintaining fairness in a packet switched network. Embodiments consistent with the present invention use $O(1)$ per-packet time complexity in most cases (i.e., as the number of packet flows increases) and is amenable to variable-length packets.

Analysis results from testing embodiments consistent with the present invention with respect to three measures, including latency, fairness and per-packet time complexity are also provided. The analysis results provide supporting evidence that embodiments consistent with the present invention offer better performance in latency, fairness and lower time complexity. Furthermore, simulation results are provided to demonstrate the behavior of embodiments consistent with the present invention.

FIG. 1 illustrates a node 100 utilizing the PDRR architecture in accordance with principles of the present invention. In particular, node 100 comprises an input port 102, a processor 104, a packet arrival module 106, a pre-order queuing module 108, a packet departure module 110, and an output port 122.

Input port 102 interfaces node 100 to a link, e.g., to other nodes (not shown) and receives incoming packets. For purposes of illustration, node 100 is shown with one input port, i.e., input port 102. However, node 100 may be implemented with any number of input ports for receiving incoming packets.

Processor 104 performs various operations for receiving, scheduling, and passing packets. Processor 104 may be implemented using hardware logic in combination with software and an operating system. Examples of the operating system and software include the UNIX operating system and the LINUX operating system for executing code written using C and C++.

Packet arrival module 106 receives packets from input port 102, identifies each packet's flow, and places each packet in its corresponding flow queue. Packet arrival module 106 determines the number n and identification of flow queues 112₁-112_n based upon information received from packet departure module 110 via path 124. Packet arrival module 106 may also provide notification, e.g., to packet departure module 110 via processor 104, when a packet arrives for a new flow to be serviced by node 100. Furthermore, packet arrival module 106 may notify pre-order queuing module 108, e.g., if there are no other packets for a particular flow. As shown in FIG. 1, packet arrival module 106 comprises a set of flow queues 112-112_n, where n is the number of flows currently being serviced by node 100. Packet arrival module 106 may be implemented using any combination of hardware logic and software. Packet arrival module 106 may use processing functions of processor 104 to execute instructions in software. Below is one example of pseudo-code called "PKT_Arrival" which may be used by packet arrival module 106 to place each packet into its corresponding flow Fq (i.e., one of flow queues 112₁-112_n).

4

of output ports. In addition, node 100 may be implemented with dual purpose ports which function as both an input and output port.

Pre-order queuing module 108 places packets from non-empty flow queues 112-112_n into a second set of queues. Pre-order queuing module 108 may process any size packet. Pre-order queuing module 108 comprises a classifier sub-module 114 and a priority queuing sub-module 115.

Classifier sub-module 114 retrieves packets from each non-empty flow queue, i.e., flow queues 112₁-112_n within packet arrival module 106, determines a priority for each packet, and places each packet in an appropriate priority queue, i.e., priority queues 116₁-116_Z, within priority queuing sub-module 115. In addition, classifier sub-module 114 may enable a packet (e.g., for a high priority flow) to be considered for transmission immediately. Priority queuing sub-module 115 maintains a number of priority queues 116₁-116_Z, where Z represents the number of priorities used by classifier sub-module 114.

Pre-order queuing module 108 may implement classifier sub-module 114 and priority queuing sub-module 115 in a wide variety of ways. For example, pre-order queuing module 108 may use processing functions of processor 104 and execute instructions in software. Below is one example of pseudo-code called "PKT_Pass" which may be used by pre-order queuing module 108. PKT_Pass decides to which class j a packet belongs and places the packet into the corresponding priority queue Pq_j (i.e., priority queues 116₁-116_Z) from its Fq (i.e., flow queues 112₁-112_n).

PKT_Pass module

```

While(TRUE)
  l←WaitMsg()                                // Wait until a packet is placed to the
  If Round0≠Roundyy                         // empty Fq
    { Round0←Roundyy                         // Non-equivalent implies a new
      DC0←Max(DC0, Quantumyy)           // round is arrival
    }
  While DC0>0 and                         // Classify eligible packets into PQ
    NonEmpty(Fqj)                           // Get the size of the packet at head of Fq
  { PktSize←Size(Head(Fqj))                // if flow i credits are enough to
    If (PktSize<DC0) Then                  // send out packets.
      { DC0←DC0 - PktSize                 // Take out the used credits
        j←Z - (DC0/Pqj)                  // Compute the j
        Enqueue(Dequeue(Fqj),                // Move the head packet of Fqj to
        Pqj)                                // eligible Pqj
        If NumItem(Pqj)=1                  // It implies that Pqj is empty and j
          Then                                // is non-existed in
            // the min heap before the last pack
            was placed                         // into it
            MH_Insert(j)                      // Insert j to min heap
        }
      }
    If NonEmpty(Fqj) Then                  // Imply the residual credits are not enough
      { Enqueue(i, AckList)                   // Queue(i, AckList)
        If NumItem(AckList)=1 Then SetEvent(EVsent)
      }
    }
  
```

55 60 65 70 75 80 85 90 95 100 105 110 115 120 125 130 135 140 145 150 155 160 165 170 175 180 185 190 195 200 205 210 215 220 225 230 235 240 245 250 255 260 265 270 275 280 285 290 295 300 305 310 315 320 325 330 335 340 345 350 355 360 365 370 375 380 385 390 395 400 405 410 415 420 425 430 435 440 445 450 455 460 465 470 475 480 485 490 495 500 505 510 515 520 525 530 535 540 545 550 555 560 565 570 575 580 585 590 595 600 605 610 615 620 625 630 635 640 645 650 655 660 665 670 675 680 685 690 695 700 705 710 715 720 725 730 735 740 745 750 755 760 765 770 775 780 785 790

Packet departure module 110 retrieves packets from non-empty priority queues, i.e., priority queues 116₁-116_Z, within priority queuing sub-module 115 and outputs packets to output port 122. Packet departure module 110 comprises a server sub-module 118 and a service list 120.

Server sub-module 118 services in a round-robin fashion each non-empty priority queue among priority queues 116₁-116_Z. Server sub-module 118 refers to service list 120 to

PKT_Arrival module

```

i←ExtractFlow(p)                         // Get the flow # of packet p
Enqueue(p, Fqj)                       // The equal implies that Fqj is
If NumItem(Fqj)=1 Then                // empty before p was placed into it,
  SendMsg(PKT_Pass, i)                  // and need to notify PKT_Pass to
                                         // handle the flow i
  
```

Output port 122 outputs packets passed from node 100 on to a link, e.g., to other nodes. For purposes of illustration, node 100 is shown with one output port, i.e., output port 122. However, node 100 may be implemented with any number

US 7,236,491 B2

5

6

determine the non-empty priority queues. In one embodiment, server sub-module 118 declares a new "round" of service and services the non-empty priority queues among priority queues 116₁-116_Z, using, e.g., an algorithm similar to a deficit round robin (DRR) algorithm. Server sub-module 118 in conjunction with service list 120 may use a quantum and a deficit counter for each flow of packets to determine how a particular priority queue is serviced. The quantum represents a share of available bandwidth (e.g., in bytes) allocated to a flow within the period of one round. A quantum, for a flow i can be expressed as

$$\text{Quantum}_i = \frac{r_i}{C} \times F. \quad (1)$$

where r_i is the rate allocated to flow i, C is the link service rate, and F is the frame size that represents the summation of quantums for all flows.

A flow accumulates shares of bandwidth (i.e., in quantum increments) during a round. The deficit counter accumulates any residual quantum of flow i in the (j-1)th round, which can be represented as $\text{DeficitCounter}_i^{j-1}$. The next time that flow i is serviced by a node, an additional $\text{DeficitCounter}_i^{j-1}$ bytes of data (i.e., incremented by Quantum_i) can be sent out in the jth round. Server sub-module 118 verifies the size of the packet at the head of the priority queue ("head packet") currently being serviced. As described with reference to FIG. 3 below, server sub-module 118 also determines when a particular packet will be transmitted, e.g., via output port 122.

Server sub-module 118 maintains service list 120. As noted above, service list 120 includes data for all flows currently being serviced by node 100. For each flow, service list 120 may include a flow identifier, a deficit counter, and a quantum. If a flow has no packets, e.g., within flow queues 112₁-112_m, server sub-module 118 may delete the flow identifier from service list 120. Alternatively, when a packet arrives for a new flow, server sub-module 118 may add an identifier for the new flow to service list 120.

In one embodiment, server sub-module 118 updates the deficit counters ($\text{DeficitCounter}_i^j$) in service list 120 according to the equation:

$$\text{DeficitCounter}_i^j = \text{DeficitCounter}_i^{j-1} + \text{Quantum}_i. \quad (4)$$

As noted above, the quantum indicates the increments of shares of bandwidth accumulated by a particular flow. Server sub-module 118 calculates the quantum such that a packet can be processed in O(1) operations. The quantum for a flow may be larger than the maximum packet size within the flow so that at least one packet per backlogged flow can be served in a round. The quantum for any two flows i and j may be expressed by

$$\frac{\text{Quantum}_i}{\text{Quantum}_j} = \frac{r_i}{r_j}. \quad (2)$$

Even assuming that all flows begin heavily backlogged at time t, the principles of the present invention allow server sub-module 118 to exhibit good performance. That is, server sub-module 118 can send out the packet with the earliest virtual finishing timestamp first among the packets at the heads of all flow queues. Under the above heavy backlog assumption, the virtual finishing timestamp of a packet may be computed as

$$TS_i^m = TS_i^{m-1} + \frac{L_i^m}{r_i}. \quad (3)$$

where TS_i^m denotes the timestamp of the mth packet of flow i after time t and, for all i, TS_i^0 is set to zero at time t, r_i denotes the allocated rate of flow i, and L_i^m denotes the size of the mth packet of flow i after time t. Equation (3), by substituting Acc_i^m for $TS_i^m \times r_i$, is equivalent to

$$\frac{\text{Acc}_i^m}{\text{Quantum}_i} = \frac{\text{Acc}_i^{m-1} + L_i^m}{\text{Quantum}_i}. \quad (4)$$

where Acc_i^m denotes the accumulated amount of data within a byte that flow i has sent out after transmitting the mth packet after time t. Assume that all m packets could be transmitted in the kth round. Equation (4), by replacing Acc_i^m with $\text{DeficitCounter}_i^0 - \text{DeficitCounter}_i^m$, is equivalent to

$$\frac{\text{DeficitCounter}_i^m}{\text{Quantum}_i} = \frac{\text{DeficitCounter}_i^{m-1} - L_i^m}{\text{Quantum}_i}. \quad (5)$$

where $\text{DeficitCounter}_i^m$ denotes the residual quantum of flow i in this round after it puts the mth packet into the Pre-order Queuing. To further illustrate the equivalence, the following definition is provided:

Definition 1: The Quantum Availability, QA_i^m , of the packet P_i^m is the ratio of its $\text{DeficitCounter}_i^m$ to Quantum_i , i.e.

$$QA_i^m = \frac{\text{DeficitCounter}_i^m}{\text{Quantum}_i}. \quad (6)$$

Lemma 1: For any packet P_i^m , its Quantum Availability QA_i^m satisfies

$$0 \leq QA_i^m < 1.$$

Lemma 2: For the packet with the smallest timestamp in one round, its QA is the largest.

Accordingly, the server sub-module 118 selects the packet with the largest QA within one round to send out. However, to avoid having to search for the packet with the largest QA among all packets that could be sent out in a round, classifier sub-module 114 classifies packets into several classes according to their QA and places them into the corresponding priority queues, i.e., priority queues 116₁-116_Z.

There are Z priority queues and, hence, Z classes. For the mth packet of flow i that can be sent out in this round, its class n_i^m can be derived as

$$n_i^m = Z - \lfloor QA_i^m \times Z \rfloor = Z - \left\lfloor \frac{\text{DeficitCounter}_i^m}{Pqg_i} \right\rfloor, \quad (7)$$

where $\text{DeficitCounter}_i^m$ denotes the residual credits in byte for flow i in the kth round after the mth packet is placed into a priority queue, and Pqg_i denotes the granularity of priority queue for flow i derived as

US 7,236,491 B2

7

8

$$P_{Qj,i} = \frac{\text{Quantum}_i}{Z}$$

Below is one example of pseudo-code called "PKT_Departure" which may be used by packet departure module 110.

PKT_Departure module	
While(TRUE)	
{ If MHEmpty() Then	// Implies no packets can be placed into PQ
{ Round _{new} ←Round _{old} +1 // Announce arrival of the new round	
EC←WaitEvent(EV _m // wait until a packet was placed in PQ or when EV _{minheap}) // any Fq's	
If EC = EV _{minheap}) // Implies there are packets without sending out at last	
Then	round
{ NumAckList←NumItem(AckList) // There are NumAckList non-empty	
// Fq's at last round	
{ ←Dequeue(AckList) // For non-empty Fq's at last round, accumulate	
// their residual credits for using at this round	
DC←DC + Quantum;	
SendMsg(PKT_Pass, i) // Ack PKT_Pass to pass	
packets of Fq _i into PQ.	
NumAckList←NumAckList-1	
}	
WaitEvent(EV _{minheap}) // Pause if no packets in PQ	
} // IF EC=EV _{minheap}	
} // IF MII_EMPTY	
WaitEvent(Serveridle) // Pause if the server is sending out a packet	
MH_Lock() // to avoid the MinHeapRoot being modified as MH_Delete() is involved.	
If Empty(Pq _{MinHeapRoot}) Then MH_Delete()	
MH_Unlock()	
Send(Dequeue(Pq _{MinHeapRoot})) // Send out the packet in the Pq _i with the smallest j among non-empty Pq _i	

Tables 2 and 3 provide some definitions used by the pseudo-code modules described above.

TABLE 2

THE OPERATIONS USED IN PKT_ARRIVAL AND PKT_DEPARTURE AND PKT_PASS PROCEDURES	
Operation	Description
Enqueue, Dequeue, NonEmpty, Empty, Head	The standard Queue operations
NumItem(A)	Return the number of entries in the A
MH_Insert(x), MH_Delete(), MHEmpty()	The standard operations of the min heap
MinHeapRoot	The minimum value among nodes of the min heap
MH_Lock, MII_Unlock	After locking, only one module can access the min heap
SetEvent(ev)	Signal the event ev. The event will remain until signaled someone releases it
EventCase = WaitEvents(ev1, ev2, ...)	Once any event is in the signaled state, return it to EventCase and release it. Note ev1 is prior to ev2
SendMsg(x,y)	Send message along with value y to x
y = WaitMsg()	Wait message and store the received value in y

TABLE 3

THE VARIABLES USED IN PKT_ARRIVAL AND PKT_DEPARTURE AND PKT_PASS PROCEDURES	
Variable	Description
Fq _i	The queue of flow i, i = 1-N
Pq _j	Priority queue j, j = 1-Z
Quantum _i	The created allocated to flow i in one round
DC _i	The DeficitCounter of that flow i
Pq _j	The granularity of priority queue for flow j
Z	The number of priority queues
Round _{cur}	The identification of the system current round
Round _i	The identification of the mood of flow i
EV _{minheap}	A event signaled as one key was placed into the empty min heap
EV _{empty}	A event signaled as one item was placed into the empty AckList

FIG. 2 shows a method for scheduling packets in accordance with the principles of the present invention. In step 200, input port 102 receives a packet and provides the packet to packet arrival module 106. In step 202, packet arrival module 106 identifies the packet's flow. In step 204, packet arrival module 106 determines whether the packet's flow is a new flow or a pre-existing flow. For example, packet arrival module 106 may work in conjunction with processor 104 to check service list 120. If the flow is not found within service list 120, e.g., by processor 104, then processing flows to step 206 in which packet arrival module 106 sends a message to packet departure module 110 to add the new flow to service list 120. Packet arrival module 104 may then add a flow queue to flow queues 112, -112_n for the new flow. Processing then proceeds to step 208 as described below.

If the flow is found within service list 120, then processing flows to step 208. In step 208, packet arrival module 106 places the packet in its corresponding flow queue, i.e., one of flow queues 112, -112_n, and sends a message to pre-order queuing module 108.

In step 210, upon receiving the message, pre-order queuing module 108 notifies classifier sub-module 114 to retrieve and classify the packet from flow queues 112, -112_n and classifies the packet. Classifier sub-module 114 may classify the packet (and its flow) in a wide variety of ways. For example, classifier sub-module 114 may classify the packet based upon: a source address, a destination address, or other information such as a service class (e.g., constant bit rate), transport control protocol port, etc. Other information may also be used by classifier sub-module 114 to classify the packet.

In step 212, classifier sub-module 114 places the packet in priority queues 116, -116_z within priority queuing sub-module 115 based upon the packet's classification. Upon the placement of the packet in priority queues 116, -116_z, pre-order queuing module 108 sends a message to packet departure module 110. The message may include the size of the packet and the priority queue, i.e., one of priority queues 116, -116_z, into which the packet was placed. Processing then returns to step 200, where the process for scheduling packets repeats.

FIG. 3 shows a method of transmitting packets in accordance with the principles of the present invention. In particular, in step 300, server sub-module 118 sends a message announcing a new round, e.g., to pre-order queuing module 108 via processor 104. Server sub-module 118 may announce a new round at various times, e.g., upon packet

US 7,236,491 B2

9

departure module 110 receiving a message that there are packets in priority queuing sub-module 115 and/or at predetermined intervals.

In step 302, server sub-module 118 determines which priority queues among priority queues 116₁-116₂ are non-empty (i.e., have packets placed within them). Server sub-module 118 may determine the non-empty queues by searching service list 120.

In step 304, server sub-module 118 confirms that there are non-empty priority queues. If all priority queues 116₁-116₂ are empty, then processing proceeds to step 306. Otherwise, processing proceeds to step 308. In step 306, server sub-module 118 waits to announce a new round. Server sub-module 118 may wait to receive a message from pre-order queuing module 108. Alternatively, server sub-module 118 may wait for a predetermined period of time. However, any type of wait period and/or initiation of a new round is within the principles of the present invention.

In step 308, server sub-module 118 determines whether the current round is complete. For example, a round may be complete upon server sub-module 118 servicing all non-empty priority queues. If the round is complete, then processing flows back to step 300 where a new round is announced.

If the round is not complete, then processing flows to step 310 in which the server sub-module 118 determines a priority queue to service next. Server sub-module 118 may determine the next priority queue to service such that the priority queue among priority queues 116₁-116₂ with the highest priority is serviced before serving lower priority queues. Alternatively, server sub-module 118 may service priority queues 116₁-116₂ in a rotating fashion.

In one embodiment, a complete binary tree (called min_heap in the pseudo code), is used to enable server sub-module 118 to efficiently determine which non-empty priority queue among priority queues 116₁-116₂ has the highest priority. For example, referring now to the pseudo code PKT_Pass and PKT_Departure described above, once packets are placed into priority queuing sub-module 115 (e.g., by PKT_Pass) the status of the event EV_{minheap} is signaled to notify packet departure module 110 (e.g., PKT_Departure) to send out a packet. After transmission is complete, ServerIdle is signaled and PKT_Departure repeats the last action until the PQ_{MinHeapRoot} is empty. The function MH_Delete may then delete the root node of the binary tree (i.e., min_heap) and set MinHeapRoot to the smallest j among residual nodes. When the min_heap is empty, i.e., all PQ_j's are empty, PKT_Departure may declare the arrival of a new round by adding 1 to Round_{var}. For all non-empty PQ_j's, i.e., flows with packets remaining in the last round, PKT_Departure may update DeficitCounters according to the sequence in the service list (e.g., AckList) and request that PKT_Pass classify the eligible packets into the priority queuing sub-module 115.

In step 312, server sub-module 118 calculates the accumulated quantum (i.e., as indicated by DeficitCounter) for the packet. In step 314, server sub-module 118 then determines whether the packet will be sent out during the current round. For example, If the packet's size is smaller than DeficitCounter_i, server sub-module 118 decreases DeficitCounter_i by the packet size and processing proceeds to step 316 where server sub-module 118 sends the packet out, e.g., via output port 122. Alternatively, server sub-module 118 may reset DeficitCounter_i to zero, i.e., the residual quantum remaining from the previous round cannot be carried over to avoid delaying service to other priority queues. In addition, during progress of a particular round, if a packet arrives in

10

a priority queue having a higher priority than the priority queue currently being serviced, then server sub-module 118 may service the higher priority queue out of order within the round and send the packet out before any other packets from lower priority queues are sent out.

If the packet's size is larger than DeficitCounter_i, then processing proceeds to step 318 where server sub-module 118 may hold the packet until a subsequent round. Server sub-module 118 may repeatedly hold the packet until the size of the head packet is larger than DeficitCounter_i, i.e., there is insufficient residual quantum to serve a subsequent packet, or there are no remaining packets in the priority queue. During a subsequent round, the next time the priority queue gets its turn, server sub-module 118 may send out additional DeficitCounter_i bytes of data in addition to quantum bytes.

FIG. 4a illustrates the operation of Deficit Round Robin (DRR) in comparison with weighted fair queuing (WFQ). As shown in FIG. 4a, there are four flows requesting the same amount of bandwidth and having fixed, but heterogeneous packet sizes. The same quantum is assigned to all of them and, according to the known DRR algorithms, the quantum should be equal to the largest maximum packet size among all flows. Packets 1, 4, 6, and B arrive at the same time and all have greedy flow sources, i.e., all flows are heavily backlogged. By comparing the output pattern in DRR with that in WFQ shown in FIG. 4a, three problems may be observed. First, packets 1, 4 and 6 were transmitted under DRR out of sequence (i.e., in comparison to WFQ such as 6, 1 and 4) since DRR only considers whether a packet could be sent out in a round and does not consider eligible transmission sequence for packets. Second, packets 6, 7, 8 and 9 are sent out in a batch under DRR, which in terms of latency and fairness is not considered good behavior in a packet switched network. Third, the transmission time of packet B (with a size slightly greater than the residual credits of the first round) is delayed under DRR until the next round, i.e., after all other flows finish their transmissions in the second round, which may be too long a delay. Under DRR, the delay increases with the frame size and a larger quantum size produces larger frame size.

FIG. 4b shows an embodiment consistent with the present invention using Pre-Order Deficit Round Robin and operating on the same input pattern and assumptions used in FIG. 4a. In this example, packets are classified into 4 classes, so that Z=4. Assuming for all flows the quantum are equal to 400 and the size of packet B is 500, then packet B cannot be sent out in the first round. However, in the next round, DeficitCounter would be equal to 300, i.e. 400+400-500. In accordance with the present invention, the packet would then be classified into the first class, i.e., 4-[300/(400/4)] and could be sent out at the beginning of the next round. Other packets are put into the priority queuing sub-module 115 according to the same rule. Thus, as shown in FIG. 4b, even under the assumption that all flows are heavily backlogged and there are enough priority queues, embodiments consistent with the present invention exhibit good performance in comparison to the typical DRR performance.

Below, the performance of PDRR is analyzed in terms of delay bound and throughput fairness. Under the analysis below, PDRR is shown to have an O(1) per-packet time complexity in most case. In particular, consider a queuing system with a single server of rate C.

Definition 2: A backlogged period for flow i is any period of time during which flow i is continuously backlogged in the system. Time t₀ is the beginning of a backlogged period of flow i and t_k indicates the time that the kth round in PDRR

US 7,236,491 B2

11

is completed. $W_i(t, t_k)$ denotes the service offered to flow i in the interval $(t, t_k]$ by the server and L_i is the maximum packet size of flow i .

Lemma 3: Under PDRR, if flow i is continuously backlogged in the interval $(t_0, t_k]$ then at the end of the k th round,

$$W_i(t_0, t_k) \geq k\phi_i D_i^k, \quad (9)$$

where D_i^k is the value of the DeficitCounter, at the end of the k th round and ϕ_i is Quantum.

Lemma 4: Let t_0 be the beginning of a backlogged period of flow i in PDRR. At any time t during the backlogged period,

$$W_i(t_0, t) \geq \max\left(0, r_i \left(t - t_0 - \frac{(2 + \frac{1}{Z})F - \phi_i}{C}\right)\right). \quad (10)$$

where Z is equal to

$$\sum_i \phi_i.$$

Z is the number of priority queues, and r_i is the rate allocated to the flow i .

Theorem 1: The PDRR server belongs to LR with latency θ^{PDRR} less than or equal to

$$\frac{(2 + \frac{1}{Z})F - \phi_i}{C}. \quad (11)$$

According to equation (1), replacing F with $\phi_i C / r_i$ in equation (11) results in

$$\theta^{PDRR} \leq \left(2 + \frac{1}{Z}\right) \frac{\phi_i}{r_i} - \frac{2\phi_i}{C}. \quad (12)$$

Equation (11) shows that PDRR improves latency, as opposed to the DRR whose latency is $(3F - 2\phi_i)/C$. Furthermore, in the worst case, if the form of θ^{SCFQ} is translated to the form of θ^{PDRR} , the latency of PDRR is shown to be similar to that of SCFQ, which is $(2F - \phi_i)/C$. Equation (12) demonstrates that the latency of PDRR is inversely dependent with the allocated bandwidth, and independent of the number of active flows.

Theorem 2: The scheduling algorithm at the server is PDRR and the traffic of flow i conforms to a leaky bucket with parameters (σ_i, ρ_i) , where σ_i and ρ_i denote the burstiness and average rate of the flow i , respectively. The rate allocated to the flow i is assumed to be equal to ρ_i . If $Delay_i$ is the delay of any packet of flow i , then

$$Delay_i \leq \frac{\sigma_i}{\rho_i} + \frac{\left(2 + \frac{1}{Z}\right)F - \phi_i}{C}. \quad (13)$$

12

Theorem 3: For a PDRR scheduler,

$$Fairness^{PDRR} = \frac{\left(2 + \frac{1}{Z}\right)F}{C}, \quad (14)$$

where $Fairness^{PDRR}$ is the fairness of the server PDRR. Thus, $Fairness^{PDRR}$ is smaller than $Fairness^{DRR}$, which is $3F/C$.

As noted in the analysis above, for each packet, $PKT_Arrival$ inserts the packet into its corresponding Pq and PKT_Pass takes the packet from its Pq to the Pq_j , where j is found in a constant number of operations. $PKT_Departure$ repeatedly picks a packet from the $Pq_{MinHeapRoot}$ whose $MinHeapRoot$ always

TABLE 4

THE TRAFFIC PARAMETERS AND QUANTUM SIZE OF TWO GROUPS				
Group	Traffic Type	Bit Rate (Mbps)	Packet Size (byte)	Quantum Size (byte)
GA	CBR	4	50	500
GB	CBR	4	500	500

presents the smallest j among non-empty Pq_j 's. As the min heap operations are not invoked under the assumption that each accessed Pq is non-empty, all the complexities of the above operations are $O(1)$. When the $Pq_{MinHeapRoot}$ is empty, a delete operation of the min heap is invoked by $PKT_Departure$ to get the new $MinHeapRoot$. The reheapification loop has time complexity $O(\log Z)$, where Z is the maximum number of keys present in the "min heap", i.e., the number of non-empty Pq 's at that moment. A similar situation also occurs as PKT_Pass must insert a new j into the min heap. Above, Table 4 summarizes the complexity of $PKT_Arrival$, PKT_Pass , $PKT_Departure$ when a non-empty or empty priority queue is accessed.

However, embodiments consistent with the present invention allow for packets to be sent out individually and have low delay possibility by operations of the min heap. First, the min heap operation may be involved when the accessed Pq is empty. In contrast, sorted-priority algorithms, e.g., SCFQ and WFQ, use two operations, insert and delete, repeatedly when a packet is being sent out. Secondly, embodiments consistent with the present invention allow for the scalar of the min heap to be small such that the maximum number of keys is the number of Pq 's instead of the number of flows. Moreover, embodiments consistent with the present invention allow concurrent insertions and deletions on the heap. According to the principles of the present invention, $PKT_Departure$, after getting the next smallest value j immediately via one comparison between the two leaf keys of the root, can start to send out packets in the Pq_j concurrently during the period of the reheapification loop. Therefore, the time complexity of PDRR in accordance with the present invention is $O(1)$ in most cases and $O(\log Z)$ in some special cases. Accordingly, embodiments consistent with the present invention utilize an algorithm with a lower complexity than algorithms such as SCFQ, which requires $O(\log N)$ operations where N is the number of flows.

FIGS. 5-8 show various simulation results to compare the performance of embodiments consistent with the present invention using PDRR, with DRR and SCFQ. For the

US 7,236,491 B2

13

simulation, the link bandwidth, i.e., server capacity, was assumed to be 80 Mbps, shared by 20 flows. The 20 flows were divided into two groups, GA and GB. The following experiment was performed to show the problem of bursty transmission by DRR and the improvement effected by PDRR. The traffic sources were assumed to be Constant Bit Rate (CBR) with fixed packet size. Below, Table 5 indicates the traffic parameters of the two groups, GA and GB.

TABLE 5

Case	Operation		
	PKT ARRIVAL	PKT PASS	PKT DEPARTURE
Pq non-empty	O(1)	O(1)	O(1)
P empty	O(1)	O(log Z)	O(log Z)

Furthermore, the bit rates of GA and GB were set equal, the maximum packet size among both groups was 500 bytes, and the same quantum size of 500 bytes was allocated to them. The packet arrival rate of GA flows was 10 times the size of GB. In this experiment, 10 priority queues were used. The delay time of a particular GA flow under DRR, PDRR, and SCFQ, respectively were measured.

As shown in FIG. 5, packets of flow within DRR are sent out in a batch once the flow is served. In PDRR the flow is able to spend its quantum in several pieces, so that packets could be sent out uniformly. Another observation is that packets in SCFQ suffer high delay jitter, which is due to GA flows having a packet arrival rate ten times that of the GB flow. Further, for GA packets that arrive while the server is serving a large packet of GB, their virtual arrival times are equal, which causes the server not to send them out in their actual arrival sequence.

As shown in FIG. 6, the GA flow in DRR has a larger average delay than that in PDRR. The traffic source was assumed to be shaped by a leaky bucket with on/off rates are both 1000 1/ μ sec and a bit rate of 4 Mbps. The GA flows were assigned a larger packet size than GB flows, however all flows requested the same bandwidth. With the increase of GA's packet size to that of GB's, the curve of PDRR in FIG. 6 shows that PDRR performs well, especially with heterogeneous traffic sources.

FIG. 7 shows that as the ratio of GA's packet size to GB's packet size is increased, small packets in PDRR perform better than large packets, unlike the case of DRR. GA flows were assumed to have a higher bit rate than that of GB flows. Unlike DRR, PDRR considers the information provided in the quantum consumed by a packet and reorders the transmission sequence of packets in one round. Under DRR, a node only considers whether a packet could be sent out and ignores the transmission order of packets in one round. In a high flow environment with heterogeneous bandwidth requirements, embodiments consistent with the present invention using PDRR perform better than DRR because pre-order queuing module 108 can transmit packets more uniformly within a round. In addition, FIG. 8 shows that the average delay of GA flows in PDRR is lower than that in DRR.

FIG. 9 shows performance of an embodiment consistent with the present invention as the number of priority queues is varied for a specific traffic environment. As described above, embodiments consistent with the present invention enable a flow to use its quantum uniformly within a round, especially when its quantum is several times its maximum

14

packet size. For example, for a flow i, pre-order queuing with $(\text{Quantum}_i, L_i)$ priority queues can reach the above goal. Thus, for a specific traffic environment, Z priority queues are sufficient where Z is equal to the maximum value of $(\text{Quantum}_i, L_i)$ among all flows, i.e.

$$\max_i (\text{Quantum}_i, L_i).$$

FIG. 9 shows experimental data illustrating the relationship between Z and

$$\max_i (\text{Quantum}_i, L_i).$$

All traffic sources were assumed as CBR with fixed packet size. FIG. 9 shows the average delay of the flow whose $(\text{Quantum}_i, L_i)$ equals

$$\max_i (\text{Quantum}_i, L_i).$$

For each line, this flow receives the smallest average delay when

$$Z = \max_i (\text{Quantum}_i, L_i).$$

which confirms the advantages realized through practice of the present invention.

The present invention may also apply to flows with different allocated bandwidth but having the same distribution of packet sizes. Traffic types, other than CBR and MMPP, are also within the principles of the present invention. Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

APPENDIX: PROOFS OF PRIMARY RESULTS

Proof of Lemma 1: This is proved by showing that for any packet P_i^{m-1} , its $\text{DeficitCounter}_i^{m-1}$ must be positive and smaller than Quantum_i . The value in DeficitCounter cannot be negative and could only increase by Quantum_i in the UpdateOneFlow procedure. It is assumed that there is insufficient credit to send out the packet P_i^m , i.e., the $\text{DeficitCounter}_i^{m-1}$ is smaller than L_i^m , the size of this packet. After updating and sending out the packet P_i^m ,

$$\text{DeficitCounter}_i^m = \text{DeficitCounter}_i^{m-1} + \text{Quantum}_i - L_i^m.$$

As $\text{DeficitCounter}_i^{m-1} < L_i^m$, $\text{DeficitCounter}_i^m$ must be smaller than Quantum_i . As a result, lemma 1 is proved.

US 7,236,491 B2

15

Proof of lemma 2: According to equation (6), equation (5) is equivalent to

$$QA_i^m = QA_i^{m-1} + \frac{L_i^m}{\text{Quantum}}$$

(A.1) 5

Since $L_i^m > 0$, $\text{Quantum}_i > 0$ and $r_i > 0$, from equation (3) and equation (A.1) for any m

$$TS_i^m > TS_i^{m-1}$$

and

$$QA_i^{m-1} > QA_i^m.$$

10

In the same round, for the packet P_i^m with the smallest timestamp, its m is smallest among all packets, and the QA_i^m of the packet with the smallest m . Thus, for the packet with the smallest timestamp in one round, its QA is the largest.

Proof of Lemma 3: PDRR only modifies the service sequence of the packets in a DRR round. Therefore, the packets in DRR that could be sent out in a round during a backlogged period, can still be sent out in the same PDRR round.

Proof of Lemma 4: For each time interval $(t_{k-1}, t_k]$,

$$t_k - t_{k-1} \leq \frac{1}{C} \left(F + \sum_{j=1}^N D_j^{k-1} - \sum_{j=1}^N D_j^k \right).$$

(A.2)

Replacing k with $k-1$ in equation (9) and defining r_i the reserved rate of flow i , as $(\phi_i C / F)$, results in

By summing over $k-1$,

$$t_{k-1} - t_0 \leq (k-1) \frac{F}{C} + \frac{1}{C} \sum_{j=1}^N D_j^0 - \frac{1}{C} \sum_{j=1}^N D_j^{k-1}.$$

(A.3) 15

It is assumed there are two packets, P_i^A and P_i^B , in the Pq_i whose sizes are L_i^A and L_i^B , $(L_i^B - \phi_i)$, respectively, and only P_i^A can be sent out at the $(k-1)$ th round. All other flows exhaust their DeficitCounter. Thus, $D_i^{k-1} - \phi_i - \Delta$ where $0 < \Delta \leq \phi_i$, $D_j^{k-1} = 0$ for $j \neq i$, and

$$t_{k-1} - t_0 \leq (k-1) \frac{F}{C} + \frac{F - \phi_i + \Delta}{C}.$$

(A.4)

Under this assumption, in the k th round P_i^B would be placed into the Pq_i , where

$$\begin{aligned} n &= Z - \left\lfloor \frac{D_i^k}{\phi_i} \right\rfloor \\ &= Z - \left\lfloor \frac{D_i^{k-1} + \phi_i - L_i^B}{\phi_i / Z} \right\rfloor \\ &= Z - \left\lfloor \frac{D_i^{k-1}}{\phi_i} Z \right\rfloor \\ &= Z - \left\lfloor \frac{\phi_i - \Delta}{\phi_i} Z \right\rfloor \\ &= Z - \left\lfloor Z - \frac{\Delta}{\phi_i} Z \right\rfloor \end{aligned}$$

(A.5) 55

for any Δ ,

$$\begin{aligned} W_i(t_0, t_{k-1}) &\geq r_i \left(t - t_0 - \frac{\left(2 + \frac{n}{Z} - \frac{\Delta}{\phi_i} \right) F - 2\phi_i + \Delta}{C} \right) \\ &\geq r_i \left(t - t_0 - \frac{\left(2 + \frac{1}{Z} \right) F - \phi_i}{C} \right). \end{aligned}$$

(A.9)

60 In the worst case, flow i was the last to be updated during the k th round and its packet L_i is inserted into the tail of Pq_i . The following two cases are considered:

44

US 7,236,491 B2

17

Case 1: At time t before the time that flow i is served in the k th round, i.e.

$$t_{k-1} \leq t \leq t_{k-1} + \frac{n}{Z} F - \phi_i.$$

there results

$$W_i(t_0, t) = W_i(t_0, t_{k-1}).$$

(A.10) 10

Case 2: At time t after the time that flow i starts being served in the k th round, i.e.

$$t_{k-1} + \frac{n}{Z} F - \phi_i < t \leq t_k.$$

there results

$$W_i(t_0, t) = W_i(t_0, t_{k-1}) + W_i(t_{k-1}, t) \geq W_i(t_0, t_{k-1}).$$

(A.11) 20

Thus, for any time t ,

$$W_i(t_0, t) \geq \max \left(0, r_i \left(t - t_0 - \frac{\left(2 + \frac{1}{Z} \right) F - \phi_i}{C} \right) \right).$$

(A.12) 25

Proof of Theorem 3: The beginning of the k th round is assumed and there are two packets P_i^A and P_i^B in the P_Q , whose sizes are L_i^A and ϕ_i , respectively, and only P_i^A can be sent out at the k th round. The packet P_i^B 's class is n , which implies it will enter the n th priority queue. In the $(k+1)$ round, all packets of another flow j whose classes are larger than n , could not be sent out before the time t when P_i^B is sent out, as the server always selects packets from the nonempty P_Q with the smallest j . Thus, before t , for another flow j ,

$$W_j(t_0, t) \leq k\phi_j + \frac{n}{Z}\phi_j.$$

(A.13) 45

Also as $t_k < t < t_{k+1}$, from equation (9) for flow i ,

$$W_i(t_0, t) \geq (k-1)\phi_i + \Delta.$$

(A.14) 50

From equations (A.5), (A.13) and (A.14) it is concluded that

$$\begin{aligned} \left| \frac{W_i(t_0, t)}{r_i} - \frac{W_j(t_0, t)}{r_j} \right| &\leq \left(k + \frac{n}{Z} \right) \frac{\phi_j}{r_j} - (k-1) \frac{\phi_i}{r_i} - \frac{\Delta}{r_i} \\ &\leq \left(1 + \frac{n}{Z} - \frac{\Delta}{\phi_i} \right) \frac{F}{C} \leq \left(1 + \frac{1}{Z} \right) \frac{F}{C}. \end{aligned}$$

(A.15) 55

This bound applies to time intervals that began at t_0 . For any arbitrary interval,

$$\left| \frac{W_i(t_1, t_2)}{r_i} - \frac{W_j(t_1, t_2)}{r_j} \right| \leq \left(2 + \frac{1}{Z} \right) \frac{F}{C}.$$

(A.16) 60

18

Thus, for any two flows i and j ,

$$\text{Fairness}_{\text{PDRR}} = \frac{\left(2 + \frac{1}{Z} \right) F}{C}. \quad (\text{A.17})$$

What is claimed is:

1. A method for scheduling a packet, comprising the steps of:
 - receiving a packet having a size;
 - identifying a flow for said packet by at least a flow identifier;
 - classifying said packet based on said identified flow;
 - buffering said packet in one of a plurality of queues, arranged in a priority order, based on said classification of said packet and a priority of said packet assigned based on said priority order;
 - allocating a predetermined amount of bandwidth to said identified flow;
 - determining an accumulated bandwidth based on said predetermined amount of bandwidth; and
 - processing said packet in the one of the plurality of queues based on said accumulated bandwidth and said size of said packet.
2. The method of claim 1, wherein identifying said flow for said packet comprises identifying a source address of said packet.
3. The method of claim 1, wherein identifying said flow for said packet comprises identifying a destination address of said packet.
4. The method of claim 1, wherein classifying said packet comprises:
 - calculating said size of said packet; and
 - calculating said accumulated bandwidth assigned to said flow based upon said size of said packet.
5. The method of claim 4, wherein calculating said accumulated bandwidth is based upon predetermined amount of bandwidth assigned to said flow and said size of said packet.
6. The method of claim 1, wherein buffering said packet in one of said plurality of queues comprises:
 - arranging said plurality of queues in a priority order;
 - assigning a priority to said packet based on said priority order; and
 - buffering said packet in one of said queues based on said assigned priority.
7. The method of claim 6, wherein assigning a priority to said packet based on said priority order comprises:
 - determining said size of said packet; and
 - calculating a transmission delay based on said size of said packet and said priority order.
8. The method according to claim 1, further including:
 - calculating a residual bandwidth after said processing;
 - allocating a second predetermined amount of bandwidth to said identified flow; and
 - recalculating said accumulated bandwidth based on said residual bandwidth and said second predetermined amount of bandwidth.
9. The method according to claim 8, wherein:
 - said residual bandwidth is determined as a difference between said accumulated bandwidth and a total amount of data of packets processed; and
 - said accumulated bandwidth is recalculated as a summation of said residual bandwidth and said second predetermined amount of bandwidth.

US 7,236,491 B2

19

10. A system for scheduling a packet, comprising:
an input to receive a plurality of packets;
an arrival module to identify a flow for each of said plurality of packets by at least a flow identifier;
a classifier to assign each of said plurality of packets to one of a plurality of queues, arranged in a priority order, based on said identified flow;
a server for allocating a predetermined amount of bandwidth to said identified flow, determining an accumulated bandwidth based on said predetermined amount of bandwidth, and selecting one of said plurality of queues based on said priority order; and
an output for outputting a packet from said selected queue based on said accumulated bandwidth of said identified flows, a priority of said packet assigned based on said priority order, and said size of said packet.

11. The system of claim 10, further comprising:
a memory to store a service list of flows identified for each of said plurality of packets.

12. An apparatus for scheduling a packet, comprising:
means for receiving a packet having a size;
means for identifying a flow for said packet by at least a flow identifier;
means for classifying said packet based on said identified flow;
means for buffering said packet in one of a plurality of queues, arranged in a priority order, based on said classification of said packet and a priority of said packet assigned based on said priority order;

20

means for allocating a predetermined amount of bandwidth to said identified flow;
means for determining an accumulated bandwidth based on said predetermined amount of bandwidth; and
means for processing said packet in the one of the plurality of queues based on the accumulated bandwidth and said size of said packet.

13. A program on a computer readable medium for configuring a processor to execute a method for scheduling a packet, said method comprising the steps of:
receiving a packet having a size;
identifying a flow for said packet by at least a flow identifier;
classifying said packet based on said identified flow;
buffering said packet in one of a plurality of queues, arranged in a priority order, based on said classification of said packet and a priority of said packet assigned based on said priority order;
allocating a predetermined amount of bandwidth to said identified flow;
determining an accumulated bandwidth based on said predetermined amount of bandwidth; and
processing said packet in the one of the plurality of queues based on said accumulated bandwidth and said size of said packet.

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 7,236,491 B2
APPLICATION NO. : 09/955296
DATED : June 26, 2007
INVENTOR(S) : Shih-Chiang Tsao et al.

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 19, line 15, "flows", should read --flow--.

Signed and Sealed this

Twenty-first Day of August, 2007



JON W. DUDAS
Director of the United States Patent and Trademark Office

**UNITED STATES DISTRICT COURT
CENTRAL DISTRICT OF CALIFORNIA**

NOTICE OF ASSIGNMENT TO UNITED STATES MAGISTRATE JUDGE FOR DISCOVERY

This case has been assigned to District Judge Josephine Tucker and the assigned discovery Magistrate Judge is Arthur Nakazato.

The case number on all documents filed with the Court should read as follows:

SACV11- 1378 JST (ANx)

Pursuant to General Order 05-07 of the United States District Court for the Central District of California, the Magistrate Judge has been designated to hear discovery related motions.

All discovery related motions should be noticed on the calendar of the Magistrate Judge

=====
NOTICE TO COUNSEL

A copy of this notice must be served with the summons and complaint on all defendants (if a removal action is filed, a copy of this notice must be served on all plaintiffs).

Subsequent documents must be filed at the following location:

Western Division
312 N. Spring St., Rm. G-8
Los Angeles, CA 90012

Southern Division
411 West Fourth St., Rm. 1-053
Santa Ana, CA 92701-4516

Eastern Division
3470 Twelfth St., Rm. 134
Riverside, CA 92501

Failure to file at the proper location will result in your documents being returned to you.

COPY

Mark A. Flagel
 Ryan E. Hatch
 Jessica C. Kroostadt
 LATHAM & WATKINS LLP
 355 South Grand Avenue, Los Angeles, California 90071-1560
 Tel: 1210-485-1214

Dean G. Donlavey
 LATHAM & WATKINS LLP
 680 Town Center Drive - 20th Floor, Costa Mesa, CA 92626-1925
 Tel: (714) 506-1235

UNITED STATES DISTRICT COURT
 CENTRAL DISTRICT OF CALIFORNIA

A10 NETWORKS, INC.,
 a Delaware Corporation,

CASE NUMBER

SACV11-01378 BST(ANX)

PLAINTIFF(S)

v.

BROCADE COMMUNICATIONS SYSTEMS, INC., a Delaware
 Corporation, and F5 NETWORKS, INC., a Washington
 Corporation,

DEFENDANT(S).

SUMMONS

TO: DEFENDANT(S): _____

A lawsuit has been filed against you.

Within 21 days after service of this summons on you (not counting the day you received it), you must serve on the plaintiff an answer to the attached complaint amended complaint counterclaim cross-claim or a motion under Rule 12 of the Federal Rules of Civil Procedure. The answer or motion must be served on the plaintiff's attorney, Mark Flagel, whose address is LATHAM & WATKINS LLP, 355 South Grand Avenue, Los Angeles, California 90071. If you fail to do so, judgment by default will be entered against you for the relief demanded in the complaint. You also must file your answer or motion with the court.

Clerk, U.S. District Court

Dated: SEP - 9 2011By: SUSANA P. BUSTAMANTE
Deputy Clerk

(Seal of the Court)

[Use 60 days if the defendant is the United States or a United States agency, or is an officer or employee of the United States. Allowed 60 days by Rule 12(a)(3).]

COPY

UNITED STATES DISTRICT COURT, CENTRAL DISTRICT OF CALIFORNIA
CIVIL COVER SHEET

I(a) PLAINTIFFS (Check box if you are representing yourself) <input type="checkbox"/> A10 Networks, Inc., a Delaware Corporation	DEFENDANTS Brocade Communications Systems, Inc., a Delaware Corporation, and IFS Networks, Inc., a Washington Corporation										
(b) Attorneys (Firm Name, Address and Telephone Number. If you are representing yourself, provide same) Mark A. Fliegel, Ryan E. Hatch, Jessica C. Klonstadt Latham & Watkins LLP, 355 South Grand Avenue, Los Angeles, CA 90071, Tel. 213 485 1234 Dean G. Dunlevy Latham & Watkins LLP, 650 Town Center Drive - 20th Floor, Costa Mesa, CA 92626, Tel. 714 540.1235	Attorneys (If Known)										
II. BASIS OF JURISDICTION (Place an X in one box only)											
<input type="checkbox"/> U.S. Government Plaintiff	<input checked="" type="checkbox"/> 3 Federal Question (U.S. Government Not a Party)	III. CITIZENSHIP OF PRINCIPAL PARTIES - For Diversity Cases Only (Place an X in one box for plaintiff and one for defendant.)									
<input type="checkbox"/> 2 U.S. Government Defendant	<input type="checkbox"/> 4 Diversity (Indicate Citizenship of Parties in Item III)	Citizen of This State	<input type="checkbox"/> PTF	<input type="checkbox"/> DEF	Incorporated or Principal Place of Business in this State	<input type="checkbox"/> PTF	<input type="checkbox"/> DEF				
<input type="checkbox"/> 1 Original Proceeding	<input type="checkbox"/> 2 Removed from State Court	<input type="checkbox"/> 3 Remanded from Appellate Court	<input type="checkbox"/> 4	<input type="checkbox"/> Reinstated or Reopened	<input type="checkbox"/> 5 Transferred from another district (specify):	<input type="checkbox"/> 6	Multi-District Litigation	<input type="checkbox"/> 7 Appeal to District Judge from Magistrate Judge			
IV. ORIGIN (Place an X in one box only.)											
<input checked="" type="checkbox"/> Yes		<input type="checkbox"/> No (Check 'Yes' only if demanded in complaint.)									
CLASS ACTION under F.R.C.P. 23: <input type="checkbox"/> Yes		<input checked="" type="checkbox"/> No									
CLASS ACTION under F.R.C.P. 23: <input type="checkbox"/> Yes		<input checked="" type="checkbox"/> No									
VI. CAUSE OF ACTION (Cite the U.S. Civil Statute under which you are filing and write a brief statement of cause. Do not cite jurisdictional statutes unless diversity.) 35 U.S.C. § 100 et seq.		MONEY DEMANDED IN COMPLAINT: \$ _____									
VII. NATURE OF SUIT (Place an X in one box only.)		OTHER STATUTES		CONTRACT	TORTS	TORTS	PRISONER	LABOR			
<input type="checkbox"/> 400 State Reapportionment	<input type="checkbox"/> 110 Insurance	<input type="checkbox"/> 310 Airplane	<input type="checkbox"/> PERSONAL INJURY	<input type="checkbox"/> PROPERTY	<input type="checkbox"/> PETITIONS	<input type="checkbox"/> 410 Antitrust	<input type="checkbox"/> 120 Marine	<input type="checkbox"/> 315 Airplane Product Liability	<input type="checkbox"/> 370 Other Fraud	<input type="checkbox"/> 510 Motions to Vacate Sentence	<input type="checkbox"/> 710 Fair Labor Standards Act
<input type="checkbox"/> 430 Banks and Banking	<input type="checkbox"/> 130 Miller Act	<input type="checkbox"/> 140 Negotiable Instrument	<input type="checkbox"/> 320 Assault, Libel & Slander	<input type="checkbox"/> 371 Truth in Lending	<input type="checkbox"/> 720 Labor/Mgmt. Relations						
<input type="checkbox"/> 450 Commerce/ICC Rates/etc.	<input type="checkbox"/> 150 Recovery of Overpayment & Enforcement of Judgment	<input type="checkbox"/> 330 Fed. Employers' Liability	<input type="checkbox"/> 380 Other Personal Property Damage	<input type="checkbox"/> 530 General	<input type="checkbox"/> 730 Labor/Mgmt. Reporting & Disclosure Act						
<input type="checkbox"/> 460 Deportation	<input type="checkbox"/> 151 Medicare Act	<input type="checkbox"/> 340 Marine	<input type="checkbox"/> 385 Property Damage	<input type="checkbox"/> 535 Death Penalty	<input type="checkbox"/> 740 Railway Labor Act						
<input type="checkbox"/> 470 Racketeer Influenced and Corrupt Organizations	<input type="checkbox"/> 152 Recovery of Defaulted Student Loan (Excl. Veterans)	<input type="checkbox"/> 345 Marine Product Liability	<input type="checkbox"/> 390 Motor Vehicle	<input type="checkbox"/> 540 Mandamus/ Other	<input type="checkbox"/> 790 Other Labor Litigation						
<input type="checkbox"/> 480 Consumer Credit	<input type="checkbox"/> 153 Recovery of Overpayment of Veteran's Benefits	<input type="checkbox"/> 355 Motor Vehicle Product Liability	<input type="checkbox"/> 395 Other Personal Injury	<input type="checkbox"/> 550 Civil Rights	<input type="checkbox"/> 791 Empl. Ret. Inc. Security Act						
<input type="checkbox"/> 490 Cable/Sat TV	<input type="checkbox"/> 160 Stockholders' Suits	<input type="checkbox"/> 360 Other Personal Injury	<input type="checkbox"/> 400 Appeal 28 USC 158	<input type="checkbox"/> 555 Prison Condition	<input type="checkbox"/> 820 Copyrights						
<input type="checkbox"/> 810 Selective Service	<input type="checkbox"/> 161 Other Contract	<input type="checkbox"/> 362 Personal Injury-Med Malpractice	<input type="checkbox"/> 422 Withdrawal 28 USC 157	<input type="checkbox"/> FORFEITURE / PENALTY	<input type="checkbox"/> 830 Patent						
<input type="checkbox"/> 850 Securities/Commodities/ Exchange	<input type="checkbox"/> 162 Other Contract	<input type="checkbox"/> 363 Personal Injury-Product Liability	<input type="checkbox"/> 423 Withdrawal 28 USC 157	<input type="checkbox"/> 610 Agriculture	<input type="checkbox"/> 840 Trademark						
<input type="checkbox"/> 875 Customer Challenge 12 USC 3410	<input type="checkbox"/> 163 Recovery of Overpayment of Veteran's Benefits	<input type="checkbox"/> 364 Personal Injury-Med Malpractice	<input type="checkbox"/> 441 Voting	<input type="checkbox"/> 620 Other Food & Drug	<input type="checkbox"/> 850 Copyrights						
<input type="checkbox"/> 890 Other Statutory Actions	<input type="checkbox"/> 164 Other Contract	<input type="checkbox"/> 365 Personal Injury-Product Liability	<input type="checkbox"/> 442 Employment	<input type="checkbox"/> 625 Drug Related Seizure of Property 21 USC 881	<input type="checkbox"/> 860 Social Security						
<input type="checkbox"/> 891 Agricultural Act	<input type="checkbox"/> 165 Contract Product Liability	<input type="checkbox"/> 366 Personal Injury-Product Liability	<input type="checkbox"/> 443 Housing/Accommodations	<input type="checkbox"/> 444 Welfare	<input type="checkbox"/> 861 HIA (1395f)						
<input type="checkbox"/> 892 Economic Stabilization Act	<input type="checkbox"/> 166 Franchise	<input type="checkbox"/> 367 Asbestos Personal Injury Product Liability	<input type="checkbox"/> 445 American with Disabilities - Employment	<input type="checkbox"/> 630 Liquor Laws	<input type="checkbox"/> 862 Black Lung (923)						
<input type="checkbox"/> 893 Environmental Matters	<input type="checkbox"/> 167 Land Condemnation	<input type="checkbox"/> 368 Personal Injury Product Liability	<input type="checkbox"/> 446 American with Disabilities - Other	<input type="checkbox"/> 640 R.R. & Truck	<input type="checkbox"/> 863 DIWC/DIWW (405g)						
<input type="checkbox"/> 894 Energy Allocation Act	<input type="checkbox"/> 168 Foreclosure	<input type="checkbox"/> 369 Naturalization Application	<input type="checkbox"/> 447 American with Disabilities - Other	<input type="checkbox"/> 650 Airline Regs	<input type="checkbox"/> 864 SSID Title XVI						
<input type="checkbox"/> 895 Freedom of Info. Act	<input type="checkbox"/> 169 Rent Lease & Ejectment	<input type="checkbox"/> 370 Habeas Corpus-Alien Detainee	<input type="checkbox"/> 448 Other Civil Rights	<input type="checkbox"/> 660 Occupational Safety /Health	<input type="checkbox"/> 865 RSI (405g)						
<input type="checkbox"/> 900 Appeal of Fee Determination Under Equal Access to Justice	<input type="checkbox"/> 170 Torts to Land	<input type="checkbox"/> 371 All Other Real Property	<input type="checkbox"/> 449 Other	<input type="checkbox"/> 690 Other	<input type="checkbox"/> 867 FEDERAL TAX SUITS						
<input type="checkbox"/> 950 Constitutionality of State Statutes	<input type="checkbox"/> 171 Tort Product Liability	<input type="checkbox"/> 372 All Other Real Property	<input type="checkbox"/> 450 Other	<input type="checkbox"/> 700 Taxes (U.S. Plaintiff or Defendant)	<input type="checkbox"/> 871 IRS-Third Party 26 USC 7609						

FOR OFFICE USE ONLY: Case Number: SACV11-01378

AFTER COMPLETING THE FRONT SIDE OF FORM CV-71, COMPLETE THE INFORMATION REQUESTED BELOW.

UNITED STATES DISTRICT COURT, CENTRAL DISTRICT OF CALIFORNIA
CIVIL COVER SHEET

VIII(a). IDENTICAL CASES: Has this action been previously filed in this court and dismissed, remanded or closed? No Yes
 If yes, list case number(s): _____

VIII(b). RELATED CASES: Have any cases been previously filed in this court that are related to the present case? No Yes
 If yes, list case number(s): _____

Civil cases are deemed related if a previously filed case and the present case:

(Check all boxes that apply) A. Arise from the same or closely related transactions, happenings, or events, or
 B. Call for determination of the same or substantially related or similar questions of law and fact; or
 C. For other reasons would entail substantial duplication of labor if heard by different judges; or
 D. Involve the same patent, trademark or copyright, and one of the factors identified above in a, b or c also is present.

IX. VENUE: (When completing the following information, use an additional sheet if necessary)

(a) List the County in this District; California County outside of this District; State if other than California; or Foreign Country, in which EACH named plaintiff resides.
 Check here if the government, its agencies or employees is a named plaintiff. If this box is checked, go to item (b).

County in this District:*	California County outside of this District; State, if other than California; or Foreign Country
Orange County	Santa Clara County

(b) List the County in this District; California County outside of this District; State if other than California; or Foreign Country, in which EACH named defendant resides.
 Check here if the government, its agencies or employees is a named defendant. If this box is checked, go to item (c).

County in this District:*	California County outside of this District; State, if other than California; or Foreign Country
Orange County (Brocade Communications Systems, Inc.; F5 Networks, Inc.)	Santa Clara County (Brocade Communications Systems, Inc.; F5 Networks, Inc.)

(c) List the County in this District; California County outside of this District; State if other than California; or Foreign Country, in which EACH claim arose.
 Note: In land condemnation cases, use the location of the tract of land involved.

County in this District:*	California County outside of this District; State, if other than California; or Foreign Country
Orange County	Santa Clara County
Los Angeles County	

* Los Angeles, Orange, San Bernardino, Riverside, Ventura, Santa Barbara, or San Luis Obispo Counties

Note: In land condemnation cases, use the location of the tract of land involved

X. SIGNATURE OF ATTORNEY (OR PRO PER) _____ Date September 9, 2011

Notice to Counsel/Parties: The CV-71 (JS-44) Civil Cover Sheet and the information contained herein neither replace nor supplement the filing and service of pleadings or other papers as required by law. This form, approved by the Judicial Conference of the United States in September 1974, is required pursuant to Local Rule 3-1 is not filed but is used by the Clerk of the Court for the purpose of statistics, venue and initiating the civil docket sheet. (For more detailed instructions, see separate instructions sheet.)

Key to Statistical codes relating to Social Security Cases:

Nature of Suit Code	Abbreviation	Substantive Statement of Cause of Action
861	HIA	All claims for health insurance benefits (Medicare) under Title 18, Part A, of the Social Security Act, as amended. Also, include claims by hospitals, skilled nursing facilities, etc., for certification as providers of services under the program. (42 U.S.C. 1935FF(b))
862	BL	All claims for "Black Lung" benefits under Title 4, Part B, of the Federal Coal Mine Health and Safety Act of 1969. (30 U.S.C. 923)
863	DIWC	All claims filed by insured workers for disability insurance benefits under Title 2 of the Social Security Act, as amended; plus all claims filed for child's insurance benefits based on disability. (42 U.S.C. 405(g))
863	DIWW	All claims filed for widows or widowers insurance benefits based on disability under Title 2 of the Social Security Act, as amended. (42 U.S.C. 405(g))
864	SSID	All claims for supplemental security income payments based upon disability filed under Title 16 of the Social Security Act, as amended.
865	RSI	All claims for retirement (old age) and survivors benefits under Title 2 of the Social Security Act, as amended. (42 U.S.C. (g))